SN74ALS11AN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74ALS11AN

SN74ALS11AN: DescriptionTriple 3-Input Positive-AND Gates 14-PDIP 0 to 70; Categorylogic logic; File Size1MB，20 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74ALS11AN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74ALS11AN	-	-	View	Buy Now

SN74ALS11AN Overview

Triple 3-Input Positive-AND Gates 14-PDIP 0 to 70

SN74ALS11AN Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
Samacsys Descripti	Triple 3-Input Positive-AND Gates
series	ALS
JESD-30 code	R-PDIP-T14
JESD-609 code	e4
length	19.305 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.008 A
Number of functions	3
Number of entries	3
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	3 mA
Prop。Delay @ Nom-Su	13 ns
propagation delay (tpd)	13 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

SN74ALS11AN Related Products

	SN74ALS11AN	SN74ALS11AD	SN74ALS11ANSR	SN74ALS11ADR	SN74AS11D	SN74AS11N
Description	Triple 3-Input Positive-AND Gates 14-PDIP 0 to 70	Triple 3-Input Positive-AND Gates 14-SOIC 0 to 70	Triple 3-Input Positive-AND Gates 14-SO 0 to 70	Triple 3-Input Positive-AND Gates 14-SOIC 0 to 70	Triple 3-Input Positive-AND Gates 14-SOIC 0 to 70	Triple 3-Input Positive-AND Gates 14-PDIP 0 to 70
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	DIP	SOIC	SOIC	SOIC	SOIC	DIP
package instruction	DIP, DIP14,.3	SOP, SOP14,.25	SOP, SOP14,.3	SOP, SOP14,.25	SOP, SOP14,.25	DIP, DIP14,.3
Contacts	14	14	14	14	14	14
Reach Compliance Code	compli	compli	compli	compli	compli	compli
Factory Lead Time	1 week	1 week	6 weeks	1 week	1 week	1 week
series	ALS	ALS	ALS	ALS	AS	AS
JESD-30 code	R-PDIP-T14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDIP-T14
JESD-609 code	e4	e4	e4	e4	e4	e4
length	19.305 mm	8.65 mm	10.2 mm	8.65 mm	8.65 mm	19.3 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE
MaximumI(ol)	0.008 A	0.008 A	0.008 A	0.008 A	0.02 A	0.02 A
Number of functions	3	3	3	3	3	3
Number of entries	3	3	3	3	3	3
Number of terminals	14	14	14	14	14	14
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SOP	SOP	SOP	SOP	DIP
Encapsulate equivalent code	DIP14,.3	SOP14,.25	SOP14,.3	SOP14,.25	SOP14,.25	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
method of packing	TUBE	TUBE	TR	TR	TUBE	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	260	260	260	NOT SPECIFIED
Maximum supply current (ICC)	3 mA	3 mA	3 mA	3 mA	18 mA	18 mA
Prop。Delay @ Nom-Su	13 ns	13 ns	13 ns	13 ns	6 ns	6 ns
propagation delay (tpd)	13 ns	13 ns	13 ns	13 ns	6 ns	6 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO	NO
Maximum seat height	5.08 mm	1.75 mm	2 mm	1.75 mm	1.75 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	YES	YES	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	3.9 mm	5.3 mm	3.9 mm	3.91 mm	6.35 mm
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-
ECCN code	EAR99	EAR99	EAR99	EAR99	-	-
Samacsys Descripti	Triple 3-Input Positive-AND Gates	Texas Instruments SN74ALS11AD, AND Triple 3 Input AND, 4.5 → 5.5 V, 14-Pin SOIC	Logic Gates Triple 3-Input Positive-NAND Gate	Triple 3-Input Positive-AND Gates	-	-
power supply	5 V	5 V	5 V	5 V	-	-
Is it lead-free?	-	Lead free	Lead free	Lead free	Lead free	-
Humidity sensitivity level	-	1	1	1	1	-

Recommended Resources

STK084 power amplifier circuit diagram

Tracking stabilized power supply circuit diagram using op amp (Part 2)

3-1 Tracking filter circuit diagram

Pulse automatic charger(1)

Circuit diagram: light control circuit

s3c6410 clock system configuration: Could you please give me a 6410 clock configuration program, using PLL to configure the clock source ARMCLK=533M, PCLK=66M, thank you in advance....; ajungle ARM Technology

Problems with 50Hz and SPWM: Download (74.92 KB) 2010-10-10 10:54How to generate 50Hz square wave with SPWM...; SiangLiu stm32/stm8

C language header file nested include problem: As the title says, how do you handle and view the nested inclusion of C language header files? Nested inclusion is like ac including bh, bc including ah. I saw in the second edition of Modern Methods ...; 白丁 Embedded System

Graduation Project of Dot Matrix Advertising Screen Based on Single Chip Microcomputer: I want to find a gunman to do a graduation project on a dot matrix advertising screen based on a single-chip microcomputer. If you are interested, please add QQ1210979462. The remuneration is negotiab...; 雪莱 Embedded System

hehe: Artgoin is a paradise for art and a treasure house for art. People who love art should go there to have a look. You may find a rare treasure there....; cibgbvb Embedded System

ULINK2 Flat Cable Interface Summary: ULINK2 commonly has the following 5 types of flat cable interfaces:ARM 10-pin interface (1.27mm/0.05" pin spacing).ST 14-pin interface.OCDS 16-pin interface.ARM 20-pin interface (2.0mm/0.079" pin spac...; eeleader Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components