SN74ALS11ANSR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74ALS11ANSR

SN74ALS11ANSR: DescriptionTriple 3-Input Positive-AND Gates 14-SO 0 to 70; Categorylogic logic; File Size1MB，20 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74ALS11ANSR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74ALS11ANSR	-	-	View	Buy Now

SN74ALS11ANSR Overview

Triple 3-Input Positive-AND Gates 14-SO 0 to 70

SN74ALS11ANSR Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP, SOP14,.3
Contacts	14
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	6 weeks
Samacsys Descripti	Logic Gates Triple 3-Input Positive-NAND Gate
series	ALS
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	10.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.008 A
Humidity sensitivity level	1
Number of functions	3
Number of entries	3
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Maximum supply current (ICC)	3 mA
Prop。Delay @ Nom-Su	13 ns
propagation delay (tpd)	13 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	5.3 mm

SN74ALS11ANSR Related Products

	SN74ALS11ANSR	SN74ALS11AD	SN74ALS11AN	SN74ALS11ADR	SN74AS11D	SN74AS11N
Description	Triple 3-Input Positive-AND Gates 14-SO 0 to 70	Triple 3-Input Positive-AND Gates 14-SOIC 0 to 70	Triple 3-Input Positive-AND Gates 14-PDIP 0 to 70	Triple 3-Input Positive-AND Gates 14-SOIC 0 to 70	Triple 3-Input Positive-AND Gates 14-SOIC 0 to 70	Triple 3-Input Positive-AND Gates 14-PDIP 0 to 70
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	SOIC	SOIC	DIP	SOIC	SOIC	DIP
package instruction	SOP, SOP14,.3	SOP, SOP14,.25	DIP, DIP14,.3	SOP, SOP14,.25	SOP, SOP14,.25	DIP, DIP14,.3
Contacts	14	14	14	14	14	14
Reach Compliance Code	compli	compli	compli	compli	compli	compli
Factory Lead Time	6 weeks	1 week	1 week	1 week	1 week	1 week
series	ALS	ALS	ALS	ALS	AS	AS
JESD-30 code	R-PDSO-G14	R-PDSO-G14	R-PDIP-T14	R-PDSO-G14	R-PDSO-G14	R-PDIP-T14
JESD-609 code	e4	e4	e4	e4	e4	e4
length	10.2 mm	8.65 mm	19.305 mm	8.65 mm	8.65 mm	19.3 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE
MaximumI(ol)	0.008 A	0.008 A	0.008 A	0.008 A	0.02 A	0.02 A
Number of functions	3	3	3	3	3	3
Number of entries	3	3	3	3	3	3
Number of terminals	14	14	14	14	14	14
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	DIP	SOP	SOP	DIP
Encapsulate equivalent code	SOP14,.3	SOP14,.25	DIP14,.3	SOP14,.25	SOP14,.25	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
method of packing	TR	TUBE	TUBE	TR	TUBE	TUBE
Peak Reflow Temperature (Celsius)	260	260	NOT SPECIFIED	260	260	NOT SPECIFIED
Maximum supply current (ICC)	3 mA	3 mA	3 mA	3 mA	18 mA	18 mA
Prop。Delay @ Nom-Su	13 ns	13 ns	13 ns	13 ns	6 ns	6 ns
propagation delay (tpd)	13 ns	13 ns	13 ns	13 ns	6 ns	6 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO	NO
Maximum seat height	2 mm	1.75 mm	5.08 mm	1.75 mm	1.75 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	NO	YES	YES	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	5.3 mm	3.9 mm	7.62 mm	3.9 mm	3.91 mm	6.35 mm
Is it lead-free?	Lead free	Lead free	-	Lead free	Lead free	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-
ECCN code	EAR99	EAR99	EAR99	EAR99	-	-
Samacsys Descripti	Logic Gates Triple 3-Input Positive-NAND Gate	Texas Instruments SN74ALS11AD, AND Triple 3 Input AND, 4.5 → 5.5 V, 14-Pin SOIC	Triple 3-Input Positive-AND Gates	Triple 3-Input Positive-AND Gates	-	-
Humidity sensitivity level	1	1	-	1	1	-
power supply	5 V	5 V	5 V	5 V	-	-

Recommended Resources

Half-wave synchronous detection circuit composed of switching circuit

20w bus radio and amplifier circuit diagram

Double closed-loop speed control system (single-phase bridge rectifier circuit)

Carrier inspection alarm monitoring circuit

Car wiper speed regulating circuit

Use printer port to make programmable frequency generator circuit

Seven-segment digital tube: [table=98%] [tr][td]The corresponding position of the seven-segment digital tube [color=#000080], take it, no thanks[/color][/td][/tr] [/table]...; 电子发烧友科大 FPGA/CPLD

[Explore TI's good courses] + C2000 Overview: [i=s] This post was last edited by 不足论 on 2017-1-7 16:44 [/i] Course link: [url=https://training.eeworld.com.cn/course/3580/learn?iscs=1#lesson/7070]https://training.eeworld.com.cn/course/3580/learn?i...; 不足论 TI Technology Forum

shared: Enjoy it everyone...; zeng599 MCU

Provide S5PC100 development board and related product customization: Provide S5PC100 development board and related product customization. The S5PC100 development board uses Samsung S5PC100, whose core is ARMcortex A8. iPhone 3G uses S5PC100, but the mark is different. ...; woshijingshui Embedded System

vxworks commands for setting and displaying system time: I just came into contact with vxworks. Is there any command to set the date and time? Waiting online...; qiqi_papa Real-time operating system RTOS

【Design Tools】Timing Constraint Tips: Generally speaking, the principle of adding constraints is to add global constraints first, then add local constraints, and local constraints are relatively loose. The purpose is to relax constraints ...; sdjntl FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components