ZPSD401A2-C-70U datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ZPSD401A2-C-70U

ZPSD401A2-C-70U: DescriptionLow Cost Field Programmable Microcontroller Peripherals; CategoryThe embedded processor and controller Microcontrollers and processors; File Size664KB，123 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

ZPSD401A2-C-70U Overview

Low Cost Field Programmable Microcontroller Peripherals

ZPSD401A2-C-70U Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	STMicroelectronics
Parts packaging code	QFP
package instruction	PLASTIC, TQFP-80
Contacts	80
Reach Compliance Code	_compli
ECCN code	EAR99
Maximum access time	7e-8 ns
JESD-30 code	S-PQFP-G80
JESD-609 code	e0
length	14 mm
Number of I/O lines	40
Number of ports	5
Number of terminals	80
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP80,.64SQ
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
ROM size (bits)	262144 Bits
Maximum seat height	1.6 mm
Maximum standby current	0.00002 A
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
UV erasable	N
width	14 mm
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE

Preview

Download Datasheet

View All

PSD4XX

ZPSD4XX

Low Cost Field Programmable Microcontroller Peripherals

NOT FOR NEW DESIGN

FEATURES SUMMARY

Single Supply Voltage:

– 5 V±10% for PSD4XX

– 2.7 to 5.5 V for PSD4XX-V

Figure 1. Packages

Up to 1 Mbit of UV EPROM

Up to 16 Kbit SRAM

Input Latches

Programmable I/O ports

Page Logic

Programmable Security

PLDCC68 (J)

CLDCC68 (L)

TQFP68 (U)

January 2002

This is information on a product still in production but not recommended for new designs.

1/3

PSD4XX Family

PSD4XX/ZPSD4XX

Field-Programmable Microcontroller Peripherals

Table of Contents

Introduction ...........................................................................................................................................................1

Key Features ........................................................................................................................................................2

Notation ................................................................................................................................................................3

Zero-Power Background .......................................................................................................................................3

Integrated Power Management

Operation ........................................................................................................5

Design Flow ..........................................................................................................................................................6

PSD4XX Family ....................................................................................................................................................7

Table 2. PSD4XX Pin Descriptions......................................................................................................................8

The PSD4XX Architecture ..................................................................................................................................10

9.1 The ZPLD Block..........................................................................................................................................10

9.1.1 The PSD4XXA1 ZPLD Block............................................................................................................10

9.1.1.1 The DPLD ..........................................................................................................................12

9.1.1.2 The GPLD ..........................................................................................................................13

9.1.1.3 TPA Macrocell Structure ...................................................................................................13

9.1.1.4 Port B Macrocell Structure .................................................................................................17

9.1.1.5 The ZPLD Power Management..........................................................................................18

9.1.2 The PSD4XXA2 ZPLD Block............................................................................................................22

9.1.2.1 The DPLD ..........................................................................................................................24

9.1.2.2 The GPLD ..........................................................................................................................26

9.1.2.3 Port A Macrocell Structure .................................................................................................26

9.1.2.4 Port B Macrocell Structure .................................................................................................30

9.1.2.5 Port E Macrocell Structure .................................................................................................33

9.1.2.6 The ZPLD Power Management..........................................................................................34

9.2 Bus Interface...............................................................................................................................................37

9.2.1 Bus Interface Configuration ..............................................................................................................37

9.2.2 PSD4XX Interface to a Multiplexed Bus ...........................................................................................38

9.2.3 PSD4XX Interface to Non-Multiplexed Bus ......................................................................................38

9.2.4 Data Byte Enable..............................................................................................................................42

9.2.5 Optional Features .............................................................................................................................43

9.2.6 Bus Interface Examples....................................................................................................................43

9.3 I/O Ports......................................................................................................................................................48

9.3.1 Standard MCU I/O ............................................................................................................................48

9.3.2 PLD I/O ...........................................................................................................................................48

9.3.3 Address Out......................................................................................................................................49

9.3.4 Address In ........................................................................................................................................49

9.3.5 Data Port ..........................................................................................................................................49

9.3.6 Alternate Function In ........................................................................................................................49

9.3.7 Peripheral I/O ...................................................................................................................................50

9.3.8 Open Drain Outputs..........................................................................................................................50

9.3.9 Port Registers...................................................................................................................................51

9.3.10 Port A – Functionality and Structure.................................................................................................54

9.3.11 Port B – Functionality and Structure.................................................................................................54

9.3.12 Port C and Port D – Functionality and Structure ..............................................................................57

9.3.13 Port E – Functionality and Structure.................................................................................................57

9.4 Memory Block .............................................................................................................................................61

9.4.1 EPROM ............................................................................................................................................61

9.4.2 SRAM ...............................................................................................................................................61

PSD4XX Family

PSD4XX/ZPSD4XX

Field-Programmable Microcontroller Peripherals

Table of Contents

(cont.)

10.0

11.0

12.0

13.0

14.0

15.0

16.0

17.0

18.0

19.0

20.0

9.4.3 Memory Select Map..........................................................................................................................61

9.4.4 Memory Select Map for 8031 Application.........................................................................................62

9.4.5 Peripheral I/O ...................................................................................................................................65

9.5 Power Management Unit ............................................................................................................................67

9.5.1 Standby Mode ..................................................................................................................................67

9.5.2 Other Power Saving Options ............................................................................................................70

Page Register .....................................................................................................................................................72

Security Protection..............................................................................................................................................72

System Configuration .........................................................................................................................................73

12.1 Reset Input ..............................................................................................................................................76

12.2 ZPLD and Memory During Reset.............................................................................................................76

12.3 Register Values During and After Reset..................................................................................................76

12.4 ZPLD Macrocell Initialization ...................................................................................................................76

Specifications......................................................................................................................................................77

13.1 Absolute Maximum Ratings .....................................................................................................................77

13.2 Operating Range .....................................................................................................................................77

13.3 Recommended Operating Conditions......................................................................................................77

13.4 AC/DC Parameters ..................................................................................................................................78

13.5 Example of ZPSD4XX Typical Power Calculation at V

= 5.0 V...........................................................80

13.6 DC Characteristics (5 V ± 10% versions) ................................................................................................81

13.7 AC/DC Parameters – ZPLD Timing Parameters .....................................................................................82

13.8 Microcontroller Interface – AC/DC Parameters .......................................................................................84

13.9 DC Characteristics (ZPSD4XXV Versions) (3.0 V ± 10% versions) ........................................................88

13.10 AC/DC Parameters – ZPLD Timing Parameters (3.0 V ± 10% versions)................................................89

13.11 Microcontroller Interface – AC/DC Parameters (3.0 V± 10% versions)...................................................91

Timing Diagrams.................................................................................................................................................95

Pin Capacitance................................................................................................................................................102

AC Testing ........................................................................................................................................................102

Erasure and Programming................................................................................................................................102

PSD4XX Pin Assignments ................................................................................................................................103

Package Information.........................................................................................................................................105

PSD4XX Product Ordering Information ............................................................................................................110

20.1 PSD4XX Family – Selector Guide .........................................................................................................110

20.2 Part Number Construction .....................................................................................................................111

20.3 Ordering Information..............................................................................................................................111

Recommended Resources

Battery discharge protector circuit diagram

HT-680／HT-6187／HT-600／HT-6207／HT-640／HT-6247电路-c

Timer circuit using Darlington circuit

IC card reading and writing circuit

555 touch and voice controlled dual function delay light circuit

Precise second pulse signal generator circuit

[Show samples] + First time applying for samples: [i=s]This post was last edited by awarenessxie on 2014-7-31 21:10[/i] This is my first time applying for samples. I always wanted to apply for TI samples before, but I thought it would be troublesome ...; awarenessxie TI Technology Forum

【Bee Team】【Daily English】20121111: Short precision welding...; ffddybz Talking

msp430F169 AD issues: I have a question. I used the official program to transplant an AD DA program. A0 samples the input and uses interrupts. DAC1 outputs analog quantities, but DA does not work. I blocked the AD initiali...; fish001 Microcontroller MCU

STM32CRC32 calculation results are different from those calculated by software: uc32 crc32_table[256] ={0x00000000, 0x04c11db7, 0x09823b6e, 0x0d4326d9, 0x130476dc, 0x17c56b6b,0x1a864db2, 0x1e475005, 0x2608edb8, 0x22c9f00f, 0x2f8ad6d6, 0x2b4bcb61,0x350c9b64, 0x31cd86d3, 0x3c8ea00a...; goodxinna stm32/stm8

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] Part 1: Environment Construction and Burning Method: [i=s]This post was last edited by lingxin_yuhe on 2022-8-9 17:23[/i]Preface: Thank you very much for EEWORLD's trust. The Bluetooth processor project uses Qinheng. When I saw the AT32WB415 processor o...; lingxin_yuhe RF/Wirelessly

ADC driver writing in WINCE: May I ask, what is the writing process of ADC driver under WINCE? ? ?...; fsadfsfsf Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components