SN74AUP2G08RSER datasheet, PDF

Datasheet> All Categories > logic> logic> SN74AUP2G08RSER

SN74AUP2G08RSER: DescriptionLow-Power Dual 2-Input Positive-AND Gate 8-UQFN -40 to 85; Categorylogic logic; File Size1MB，25 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74AUP2G08RSER Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AUP2G08RSER	-	-	View	Buy Now

SN74AUP2G08RSER Overview

Low-Power Dual 2-Input Positive-AND Gate 8-UQFN -40 to 85

SN74AUP2G08RSER Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	QFN
package instruction	HVQCCN, LCC8,.06SQ,20
Contacts	8
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
Samacsys Descripti	Low-Power Dual 2-Input Positive-AND Gate
series	AUP/ULP/V
JESD-30 code	S-XQCC-N8
JESD-609 code	e4
length	1.5 mm
Load capacitance (CL)	30 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of functions	2
Number of entries	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC8,.06SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	1.2/3.3 V
Maximum supply current (ICC)	0.0009 mA
Prop。Delay @ Nom-Su	27 ns
propagation delay (tpd)	27 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	0.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.5 mm

SN74AUP2G08RSER Related Products

	SN74AUP2G08RSER	SN74AUP2G08YZPR	SN74AUP2G08YFPR	SN74AUP2G08DCUR	SN74AUP2G08DQER
Description	Low-Power Dual 2-Input Positive-AND Gate 8-UQFN -40 to 85	Low-Power Dual 2-Input Positive-AND Gate 8-DSBGA -40 to 85	Low-Power Dual 2-Input Positive-AND Gate 8-DSBGA -40 to 85	AND Gate 2-Element 2-IN CMOS 8-Pin VSSOP T/R	Low-Power Dual 2-Input Positive-AND Gate 8-X2SON -40 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	-	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	-	Lead free
Is it Rohs certified?	conform to	conform to	conform to	-	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	-	-
Parts packaging code	QFN	BGA	BGA	-	QFN
package instruction	HVQCCN, LCC8,.06SQ,20	VFBGA, BGA8,2X4,20	VFBGA, BGA8,2X4,16	-	VSSOP, SOLCC8,.04,14
Contacts	8	8	8	-	8
Reach Compliance Code	compli	compli	compli	-	compli
ECCN code	EAR99	EAR99	EAR99	-	EAR99
Factory Lead Time	1 week	1 week	1 week	-	6 weeks
series	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	-	AUP/ULP/V
JESD-30 code	S-XQCC-N8	R-XBGA-B8	R-XBGA-B8	-	R-PDSO-G8
JESD-609 code	e4	e1	e1	-	e4
length	1.5 mm	1.9 mm	1.57 mm	-	1.4 mm
Load capacitance (CL)	30 pF	30 pF	30 pF	-	30 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	-	AND GATE
MaximumI(ol)	0.004 A	0.004 A	0.004 A	-	0.004 A
Humidity sensitivity level	1	1	1	-	1
Number of functions	2	2	2	-	2
Number of entries	2	2	2	-	2
Number of terminals	8	8	8	-	8
Maximum operating temperature	85 °C	85 °C	85 °C	-	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	-	-
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	-	PLASTIC/EPOXY
encapsulated code	HVQCCN	VFBGA	VFBGA	-	VSSOP
Encapsulate equivalent code	LCC8,.06SQ,20	BGA8,2X4,20	BGA8,2X4,16	-	SOLCC8,.04,14
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	-	RECTANGULAR
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	-	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
method of packing	TR	TR	TR	-	TR
Peak Reflow Temperature (Celsius)	260	260	260	-	260
power supply	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	-	1.2/3.3 V
Maximum supply current (ICC)	0.0009 mA	0.0009 mA	0.0009 mA	-	0.0009 mA
Prop。Delay @ Nom-Su	27 ns	27 ns	27 ns	-	27 ns
propagation delay (tpd)	27 ns	27 ns	27 ns	-	27 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified
Schmitt trigger	NO	NO	NO	-	NO
Maximum seat height	0.6 mm	0.5 mm	0.5 mm	-	0.4 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	-	3.6 V
Minimum supply voltage (Vsup)	0.8 V	0.8 V	0.8 V	-	0.8 V
Nominal supply voltage (Vsup)	3 V	3 V	3 V	-	1.1 V
surface mount	YES	YES	YES	-	YES
technology	CMOS	CMOS	CMOS	-	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	-	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal form	NO LEAD	BALL	BALL	-	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.4 mm	-	0.35 mm
Terminal location	QUAD	BOTTOM	BOTTOM	-	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
width	1.5 mm	0.9 mm	0.77 mm	-	1 mm

Recommended Resources

Contactor controls forward and reverse start and inching circuit

electronic bird circuit

Wien bridge oscillator circuit diagram using CMOS devices

Vibration anti-theft alarm circuit

Switching constant current charging circuit diagram

2m, 10W transmitter

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components