EEWORLDEEWORLDEEWORLD

Part Number

Search

MA4GM301T500

Description
Analog Circuit
CategoryAnalog mixed-signal IC    The signal circuit   
File Size504KB,6 Pages
ManufacturerMACOM
Websitehttp://www.macom.com
Download Datasheet Parametric Compare View All

MA4GM301T500 Overview

Analog Circuit

MA4GM301T500 Parametric

Parameter NameAttribute value
MakerMACOM
package instruction,
Reach Compliance Codeunknown

MA4GM301T500 Related Products

MA4GM301T500 MA4GM301T2100 MA4GM301T2000 MA4GM301T2010 MA4GM301T2012
Description Analog Circuit Analog Circuit Analog Circuit Analog Circuit Analog Circuit
Maker MACOM MACOM MACOM MACOM MACOM
Reach Compliance Code unknown unknown unknown unknown unknown
Scale Multiplier
We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...
aichangfeng FPGA/CPLD
Ask a question about DSP and ARM communication
I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...
justsee ARM Technology
A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R
Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...
JasonYoo Test/Measurement
How do I input an external clock signal into CC2530?
I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...
读书运动少上网 RF/Wirelessly
Programming suggestions
The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...
eeleader FPGA/CPLD
Can anyone help explain these lines of the makefile?
Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...
diangongjichu Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2019  344  1298  1058  1185  41  7  27  22  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号