T-11282 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power management> transformer> T-11282

T-11282: DescriptionToken Ring Transformers - DIP / SMD Packages; CategoryPower management transformer; File Size40KB，1 Pages; ManufacturerRhombus Industries, Inc.; Websitehttp://www.rhombus-ind.com/

Download Datasheet Parametric View All

T-11282 Overview

Token Ring Transformers - DIP / SMD Packages

T-11282 Parametric

Parameter Name	Attribute value
Maker	Rhombus Industries, Inc.
package instruction	DIP-8
Reach Compliance Code	unknow
ECCN code	EAR99
application	TOKEN RING
high	5.21 mm
Insulation voltage	500 V
length	12.83 mm
Manufacturer's serial number	T-11282
Installation features	THROUGH HOLE MOUNTED
Number of functions	1
physical size	12.83mm X 7.24mm X 5.21mm
Primary inductance	250 µH
Maximum pulse rise time	15 ns
surface mount	NO
Transformer type	DATACOM TRANSFORMER
Turns ratio (Np:Ns)	1:1:2:2
width	7.24 mm

Preview

Download Datasheet

View All

Token Ring Transformers

IEEE 802.5 Compatible -- High Isolation

Single and Dual Low Profile Packages

Designed For IBM Token Ring Applications

Insertion Loss ..................... 0.5 dB max. at 10 MHz

Return Loss ............................ 20 dB min. at 5 MHz

Dielectric withstanding voltage ............... 500 Vrms

CMRR .................................... -60 dB min. at 1 MHz

Electrical Specifications at 25

OCL

Part

Turns

min.

Number

Ratio

(

µH

)

T-11200

T-11201

T-11202

T-11203

T-11204

T-11205

1:1:2:2

1:1:1:1

1000

250

750

Primary

Secondary

W/W

max.

( pF )

max.

(

µH

)

.40

.15

.20

Rise Time

max.

( ns )

15.0

5.0

Pri & Sec.

DCR max.

(

Ω

)

0.4 & 0.8

0.5 & 0.8

1.0 & 1.0

Secondary

Style

Single

Dual

Single

Dual

Single

Dual

Package

8-Pin

16-Pin

8-Pin

16-Pin

8-Pin

16-Pin

Token Ring Transformers - DIP / SMD Packages

Refer to Schematic Diagrams and General Parameters at top of page.

W/W

max.

( pF )

max.

(

µH

)

Rise Time

max.

( ns )

Pri & Sec.

DCR max.

(

Ω

)

Electrical Specifications at 25

DIP

OCL

Part

Turns

min.

Number

Ratio

(

µH

)

Style

Package

8 &16 Pin DIP/SMD Packages

(Add

to P/N for SMD)

See pg. 40, fig. 4, 5 & 6

T-11280

T-11281

T-11282

T-11283

T-11284

T-11285

T-11206

T-11208

T-11210

T-11212

1:1:2:2

1:1:1:1

1:1:2:2

1:1:1:1

1000

250

750

.40

.15

.20

.30

15.0

5.0

3.0

0.4 & 0.8

0.5 & 0.8

1.0 & 1.0

0.2 & 0.4

0.2 & 0.2

Single

Dual

Single

Dual

Single

Dual

Single

Dual

SIngle

Dual

8-Pin

16-Pin

8-Pin

16-Pin

8-Pin

16-Pin

8-Pin

16-Pin

8-Pin

16-Pin

SMD versions

available on

Tape & Reel

Specifications subject to change without notice.

For other values & Custom Designs, contact factory.

TOK - 7/97

Rhombus

Industries Inc.

15801 Chemical Lane, Huntington Beach, CA 92649-1595

Tel: (714) 898-0960

•

Fax: (714) 896-0971

Recommended Resources

1 to 2W audio power amplifier for easy in-instrument installation

STK080 power amplifier circuit diagram

HT-2860B (6-tone) circuit

Interface circuit in offset detection circuit

Window margin comparison circuit diagram

Altera asynchronous FIFO operation problem: I have used asynchronous Fifo many times in my current project. The problem is that, in asynchronous mode, I keep writing data to the Fifo and continue writing even when it is full. At the beginning, ...; yangfpga FPGA/CPLD

Is the reset of the DDR3 chip on the HPS side always low?: I made a board myself, the reset pin of the DDR3 chip on the HPS side is always low, but the DE1 development board does not have any program burned inside, and the pin is high level when powered on. I...; hellboy158 FPGA/CPLD

The difference between arm dsp and fpga: [b] The difference between arm, dsp and fpga[/b] Huangyuan Mange 08-05-28 16:36 Published at: [url=http://www.xici.net/b804866/board.asp][color=#0000ff]《EmbeddedWay Embedded System》[/color][/url] Cate...; 安_然 DSP and ARM Processors

How about studying FPGA for mechanical graduate students?: [font=微软雅黑][size=7]I am a graduate student now. My teacher has no projects. I want to learn FPGA by myself. I would like to ask Da Sheng to help me plan. How far can I reach in two years? I feel that ...; tao147258 FPGA/CPLD

【labview】: Data manipulation routines in loops...; 安_然 Test/Measurement

What path planning algorithms are generally used by GPS navigators?: RT. Is it Dijkstra? But the complexity of O(n^2) is too high for a city, and the chip of a GPS navigation system cannot bear it. Or is it some approximate algorithm?...; rogergui Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components