531UC398M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UC398M000DG

531UC398M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 398MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC398M000DG Overview

CMOS/TTL Output Clock Oscillator, 398MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC398M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	398 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Self-excited electrification-short circuit braking circuit 2

Use UC3634 to control single-phase brushless DC motor

Low Power Supply Regulator ADM66304

Quick circuit check for external function generator

Hitachi CMT2998 color TV power supply circuit

555 electric bicycle current limiting speed regulator circuit

ADI Utility Download Recommendations: [size=4][font=微软雅黑]Recommend[/font]some practical tools of ADI, if you need them, [url=https://adclick.g.doubleclick.net/pcs/click?xai=AKAOjssoGz65y6cXoPTTAZ-z-W4MU9jLiYZMp7Znm1dTBewfDE6yZKkmlwW1e78pu...; eric_wang ADI Reference Circuit

Design of impedance matching network for broadband antenna: Antennas are devices that transmit or receive electromagnetic waves. The quality of matching directly affects the antenna's standing wave ratio (SWR) and antenna efficiency, and even determines the su...; Jacktang RF/Wirelessly

How to import multiple schematics into (generate) a schematic library in AD09: I use AD9 to select [color=#000]Design/Make Schematic Library and can only generate a schematic library from one schematic diagram. How can I import three schematic diagrams [/color][font=Microsoft Ya...; 二维码 PCB Design

Low price original lm3s8962, c2000, nuc140: I'm selling some idle development boards. 1. A TI LM3S8962 original MCU development board, which has only run one program. 50 yuan. 2. A TI TMX320F28035 original DSP development board, which has not b...; tan0701 Buy&Sell

MSP430 ADC Sampling: I would like to ask, using the internal reference 2.5V, MSP430F2272 in LPM3 mode to perform ADC conversion, the AD conversion result is different from that in normal mode, what is the problem? eeworld...; Turtle Microcontroller MCU

About the load problem of active crystal oscillator: I've seen in the documentation of most CMOS output active crystal oscillators that they need to be connected to a 15pf load capacitor. If this load capacitor is not connected, will there be any impact...; fdingy Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components