ZPD2.7 THRU ZPD51
SILICON PLANAR ZENER DIODES
Features
Silicon Planar Zener Diodes
The Zener voltages are graded according to the international
E 24 standard. Smaller voltage tolerances and higher Zener
voltages on request.
DIM ENSIONS
DIM
A
B
C
D
inches
Min.
-
-
-
1.083
Max.
0.154
0.075
0.020
-
Min.
-
-
-
27.50
mm
Max.
3.9
1.9
0.52
-
Note
Absolute Maximum Ratings
(T
a
=25
)
Symbols
Values
Units
Zener current see Table "Characteristics"
Power dissipation at T
amb
=25
Junction temperature
Storage temperature range
P
tot
T
j
T
S
500
1)
mW
175
-55 to +175
Note:
(1) Valid provided that leads at a distance of 8 mm from case are kept at ambient temperature.
Characteristics
Thermal resistance
junction to ambient Air
a
t T
amb
=25
Symbols
Min.
Typ.
Max.
Units
R
thA
-
-
0.3
1)
K/mW
Note:
(1) Valid provided that leads at a distance of 8 mm from case are kept at ambient temperature.
1
Zener voltage range
Type
V
znom
V
ZPD2.7
ZPD3
ZPD3.3
ZPD3.6
ZPD3.9
ZPD4.3
ZPD4.7
ZPD5.1
ZPD5.6
ZPD6.2
ZPD6.8
ZPD7.5
ZPD8.2
ZPD9.1
ZPD10
ZPD11
ZPD12
ZPD13
ZPD15
ZPD16
ZPD18
ZPD20
ZPD22
ZPD24
ZPD27
ZPD30
ZPD33
ZPD36
ZPD39
ZPD43
ZPD47
ZPD51
1)
Dynamic resistance
Temp.
coeff. of
Zener Volt.
at I
Z
=5mA
VZ
Reverse
voltage at
I=100nA
V
R
V
-
-
-
-
-
-
-
>0.8
>1
>2
>3
>5
>6
>7
>7.5
>8.5
>9
>10
>11
>12
>14
>15
>17
>18
>20
>22.5
>25
>27
>29
>32
>35
>38
Admissible Zener current
2)
I
ZT
for V
ZT
mA
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
2)
r
zjT
and r
zjk
at I
ZK
mA
(<83)
(<95)
(<95)
(<95)
(<95)
(<95)
(<78)
(<60)
(<40)
(<10)
(<8)
(<7)
(<7)
(<10)
(<15)
(<20)
(<20)
(<25)
(<30)
(<40)
(<50)
(<50)
(<55)
(<80)
(<80)
(<80)
(<80)
(<90)
(<90)
(<100)
(<100)
(<100)
<50
<500
<500
<500
<500
<500
<500
<480
<400
<200
<150
<50
<50
<50
<70
<70
<90
<110
<110
<170
<170
<220
<220
<220
<250
<250
<250
<250
<300
<700
<750
<750
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
at T
amb
=45
I
Z
mA
135
117
109
101
92
85
76
67
59
54
49
44
40
36
33
30
28
25
23
20
18
17
16
13
12
10
9
9
8
7
6
6
at T
amb
=25
I
Z
mA
160
140
130
120
110
100
90
80
70
64
58
53
47
43
40
36
32
29
27
24
21
20
18
16
14
13
12
11
10
9.2
8.5
7.8
V
2.5 ... 2.9
2.8 ... 3.2
3.1 ... 3.5
3.4 ... 3.8
3.7 ... 4.1
4.0 ... 4.6
4.4 ... 5.0
4.8 ... 5.4
5.2 ... 6.0
5.8 ... 6.6
6.4 ... 7.2
7.0 ... 7.9
7.7 ... 8.7
8.5 ... 9.6
9.4 ... 10.6
10.4 ... 11.6
11.4 ... 12.7
12.4 ... 14.1
13.8 ... 15.6
15.3 ... 17.1
16.8 ... 19.1
18.8 ... 21.2
20.8 ... 23.3
22.8 ... 25.6
25.1 ... 28.9
28 ... 32
31 ... 35
34 ... 38
37 ... 41
40 ... 46
44 ... 50
48 ... 54
10
-4
/K
-9 ... -4
-9 ... -3
-8 ... -3
-8 ... -3
-7 ... -3
-6 ... -1
-5 ... +2
-3 ... +4
-2 ... +6
-1 ... +7
+2 ... +7
+3 ... +7
+4 ... +7
+5 ... +8
+5 ... +8
+5 ... +9
+6 ... +9
+7 ... +9
+7 ... +9
+8 ... +9.5
+8 ... +9.5
+8 ... +10
+8 ... +10
+8 ... +10
+8 ... +10
+8 ... +10
+8 ... +10
+8 ... +10
+10 ... +12
+10 ... +12
+10 ... +12
+10 ... +12
2.7
3.0
3.3
3.6
3.9
4.3
4.7
5.1
5.6
6.2
6.8
7.5
8.2
9.1
10
11
12
13
15
16
18
20
22
24
27
30
33
36
39
43
47
51
Notes:
(1) Tested with pulses tp=20ms.
(2) Valid provided that leads are kept at ambient temperature at a distance of 8 mm from case.
2
Embedded System
京公网安备 11010802033920号
EEWORLD
