EEWORLDEEWORLDEEWORLD

Part Number

Search

531MC119M000DG

Description
LVPECL Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MC119M000DG Overview

LVPECL Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC119M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency119 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
SRAM deadlock problem in NIOS
Today I was testing the SDRAM module in the CPU, and then I wrote #include in the NIOS software #include "system.h" #include#include "altera_avalon_pio_regs.h" //#include "altera_avalon_timer_regs.h" ...
eeleader FPGA/CPLD
Temperature control system
[i=s] This post was last edited by paulhyde on 2014-9-15 08:55 [/i] 51 Temperature Control System Program...
babadashagua Electronics Design Contest
About the communication solution between AM3359 and FPGA in bare metal condition.
Regarding the communication scheme between AM3359 and FPGA in bare metal condition. Has anyone done the dual-port RAM communication scheme for FPGA in bare metal condition of A8? Please help me. I hav...
kuennzhang DSP and ARM Processors
Development of TI LM3S8962 based on LabVIEW graphical interface - Post summary
Development of TI LM3S8962 based on LabVIEW graphical interface - unboxing photos https://bbs.eeworld.com.cn/thread-204130-1-1.htmlDevelopment of TI LM3S8962 based on LabVIEW graphical interface--Deve...
wanghongyang Microcontroller MCU
Peripheral matching filter solution for RFICs such as CC2530
[img]http://www.johansontechnology.com/images/stories/tech-notes/ti/cc2530.jpg[/img] [img]http://www.johansontechnology.com/images/stories/tech-notes/ti/figure-3.gif[/img] [img]http://www.johansontech...
lijun0209 Embedded System
SD card and spi flash for DK-LM3S9B96
The SD card and SPI FLASH of DK-LM3S9B96 are both SPI read and write, and the pins are shared. In the usb-device-msc routine, the contents of the SD card can be read by a computer, which involves USB ...
中成电子 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2357  2466  204  989  341  48  50  5  20  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号