UFMMT591A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> UFMMT591A

UFMMT591A: DescriptionSmall Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN; CategoryDiscrete semiconductor The transistor; File Size102KB，2 Pages; ManufacturerZetex Semiconductors; Websitehttp://www.zetex.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

UFMMT591A Overview

Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN

UFMMT591A Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Zetex Semiconductors
package instruction	SMALL OUTLINE, R-PDSO-G3
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum collector current (IC)	1 A
Collector-based maximum capacity	10 pF
Collector-emitter maximum voltage	40 V
Configuration	SINGLE
Minimum DC current gain (hFE)	300
JESD-30 code	R-PDSO-G3
JESD-609 code	e3
Humidity sensitivity level	1
Number of components	1
Number of terminals	3
Maximum operating temperature	150 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	YES
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal location	DUAL
Maximum time at peak reflow temperature	40
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	150 MHz
VCEsat-Max	0.5 V

Preview

Download Datasheet

View All

UFMMT591A Related Products

	UFMMT591A	FMMT591ATA	FMMT591ATC	UFMMT591ATA	UFMMT591ATC
Description	Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN	Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN	Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN	Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN	Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, SOT-23, 3 PIN
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	Zetex Semiconductors	Zetex Semiconductors	Zetex Semiconductors	Zetex Semiconductors	Zetex Semiconductors
package instruction	SMALL OUTLINE, R-PDSO-G3	SMALL OUTLINE, R-PDSO-G3	SMALL OUTLINE, R-PDSO-G3	SOT-23, 3 PIN	SOT-23, 3 PIN
Reach Compliance Code	compliant	compliant	compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum collector current (IC)	1 A	1 A	1 A	1 A	1 A
Collector-based maximum capacity	10 pF	10 pF	10 pF	10 pF	10 pF
Collector-emitter maximum voltage	40 V	40 V	40 V	40 V	40 V
Configuration	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE
Minimum DC current gain (hFE)	300	300	300	300	300
JESD-30 code	R-PDSO-G3	R-PDSO-G3	R-PDSO-G3	R-PDSO-G3	R-PDSO-G3
JESD-609 code	e3	e3	e3	e3	e3
Humidity sensitivity level	1	1	1	1	1
Number of components	1	1	1	1	1
Number of terminals	3	3	3	3	3
Maximum operating temperature	150 °C	150 °C	150 °C	150 °C	150 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260	260	260	260
Polarity/channel type	PNP	PNP	PNP	PNP	PNP
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	YES	YES	YES	YES	YES
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	MATTE TIN	MATTE TIN
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	40	40	40	40	40
transistor applications	SWITCHING	SWITCHING	SWITCHING	SWITCHING	SWITCHING
Transistor component materials	SILICON	SILICON	SILICON	SILICON	SILICON
Nominal transition frequency (fT)	150 MHz	150 MHz	150 MHz	150 MHz	150 MHz
VCEsat-Max	0.5 V	0.5 V	0.5 V	0.5 V	0.5 V

Recommended Resources

High gain amplifier composed of transistors and field effect tubes

Galanz WD900B digital controlled barbecue microwave oven circuit diagram

RCC mode practical switching regulated power supply circuit diagram

New refrigeration equipment protector

MB3722 power amplifier circuit

KS5410 (television, video recorder and audio equipment) infrared remote control transmitter circuit

Upgrading bootloader failed, check the short-circuit interfaces and study again: Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...; suoma NXP MCU

Can I add components to the vxsim simulation environment? How to configure vxworks: How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...; taoym101 Real-time operating system RTOS

How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.: Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....; zhengjiewen Linux and Android

[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1: The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...; GONGHCU FPGA/CPLD

The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !: I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...; chengchuanqing Embedded System

After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?: Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...; friday505 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components