EEWORLDEEWORLDEEWORLD

Part Number

Search

530DB138M000DGR

Description
CMOS/TTL Output Clock Oscillator, 138MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530DB138M000DGR Overview

CMOS/TTL Output Clock Oscillator, 138MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB138M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency138 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Happy New Year Wonderful Sharing] The 19th Excellent Topic/Reply Activity has arrived as scheduled~~
[size=3]:congratulate:[b]The manager has something to say:[/b]Happy New Year!! I guess everyone is still on New Year holiday~ I wish you all a happy family and peace every year!! Although we are still...
okhxyyo Suggestions & Announcements
Seize the first four minutes of communication
Whether people are willing to become friends or when they are likely to become friends, according to Dr. Sindal Zonin's view in the book "Communication", the first four minutes of contact between stra...
ESD技术咨询 Talking about work
WinCE5.0 Build Error
The system uses S3C2440. The build log reports the following error: BUILD_MARKER:LINK_STATIC_LIBRARY_END Copying fulllibc.* NMAKE: fatal error U1073: don't know how to make 'showerr' Stop. Could you p...
pdh716 Embedded System
RF Engineer's Voice: urgent: A new RF position in a famous foreign semiconductor company (internal recommendation)
A new RF position in a famous foreign company, but the company name is specified. Please do not waste resources if you do not meet the requirements. Also, please note that the job locations are: Shang...
herofighter88 RF/Wirelessly
Xilinx Digital Display Product Solutions
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:02[/i] :) Xilinx FPGAs and target design platforms can meet the various I/O requirements of panel, memory and video/tuner board interfa...
jameswangsynnex Mobile and portable
Help: arm linux driver, to use singal() function and setitimer function, which header files should be included?
In the 2.6.22 kernel, which header files should be included to use the singal() and setitimer() functions? #include After including the above two header files, it still prompts that singal and setitim...
lkangj1987 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1276  2546  154  1991  1966  26  52  4  41  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号