EEWORLDEEWORLDEEWORLD

Part Number

Search

TAJE104J010R

Description
CAPACITOR, TANTALUM, SOLID, POLARIZED, 50 V, 1 uF, SURFACE MOUNT, 2312
CategoryPassive components   
File Size22KB,1 Pages
ManufacturerAVX
Download Datasheet Parametric View All

TAJE104J010R Overview

CAPACITOR, TANTALUM, SOLID, POLARIZED, 50 V, 1 uF, SURFACE MOUNT, 2312

TAJE104J010R Parametric

Parameter NameAttribute value
Maximum operating temperature85 Cel
Minimum operating temperature-55 Cel
negative deviation20 %
positive deviation20 %
Rated DC voltage urdc50 V
Processing package descriptionChip, lead FREE
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateDISCONTINUED
terminal coatingMATTE Tin
Installation featuressurface mount
Manufacturer SeriesTAJ
size code2312
capacitance1 uF
packaging shapeRectangular PACKAGE
Capacitor typesolid
Terminal shapeJ BEND
polaritypolarization
tangent angle0.04
leakage current0.5uA
Surface Mount Tantalum Capacitors
TAJ Series - Solid Tantalum Chip Capacitors (EIA Standard)
L
W
H
HOW TO ORDER
TAJ B 335 M 016 R *
1 2 3 4 5 67
1
Type
2
Case Code:
(See table below)
3
Capacitance Code:
pF Code: 1st two digits represent significant
figures, 3rd digit represents multiplier
(number of zeros to follow)
4
Tolerance:
K=±10%, M=±20%
(J=±5%, consult factory for details)
5
Rated DC Voltage
6
Packaging:
R=7" tape and reel, S=13" tape and reel
7
Additional characters may be added for
special requirements
H+0.2 (0.008)
-0.1 (0.004)
1.6 (0.063)
1.9 (0.075)
2.6 (0.102)
2.9 (0.114)
4.1 (0.162)
3.45±0.3
(0.136±0.012)
A
S
A
W
1
Standard Packaging
TAPE & REEL
7"
13"
A
B
C
D
E
V
2,000
2,000
500
500
400
400
8,000
8,000
3,000
2,500
1,500
1,500
Dimensions:
millimeters (inches)
Code
A
B
C
D
E
V
EIA
Code
3216
3528
6032
7343
7343H
L±0.2 (0.008)
3.2 (0.126)
3.5 (0.138)
6.0 (0.236)
7.3 (0.287)
7.3 (0.287)
6.1 (0.240)
W+0.2 (0.008)
-0.1 (0.004)
1.6 (0.063)
2.8 (0.110)
3.2 (0.126)
4.3 (0.169)
4.3 (0.169)
7.3 (0.287)
W
1
±0.2 (0.008)
1.2 (0.047)
2.2 (0.087)
2.2 (0.087)
2.4 (0.094)
2.4 (0.094)
3.1 (0.122)
A+0.3 (0.012)
-0.2 (0.008)
0.8 (0.031)
0.8 (0.031)
1.3 (0.051)
1.3 (0.051)
1.3 (0.051)
1.4 (0.055)
S Min.
1.1 (0.043)
1.4 (0.055)
2.9 (0.114)
4.4 (0.173)
4.4 (0.173)
3.4 (0.134)
W
1
dimension applies to the termination width for A dimensional area only.
Capacitance and Voltage Range
(letter denotes case code)
Capacitance
µF
Code
0.10
0.15
0.22
0.33
0.47
0.68
1.0
1.5
2.2
3.3
4.7
6.8
10
15
22
33
47
68
100
150
220
330
470
680
1000
1500
104
154
224
334
474
684
105
155
225
335
475
685
106
156
226
336
476
686
107
157
227
337
477
687
108
158
2V
4V
6.3V
Rated Voltage (V
R
) at 85°C
10V
16V
20V
25V
35V
A
A
A
A
A/B
A/B
B
B/C
B/C
C
C/D
D
D
D
E
50V
A
A/B
A/B
B
C
C
C
D C
D
D
D
D
A
A
A
B
/
/
/
/
E
A
A
A
A/B
A/B
B
B/C
C
C/D
C/D
D
/
/
E
/
A
A
A
A/B
A/B
B/C
B/C
C
C/D
D
D
D
E
E
/ /
A
A
A/B
A/B
B
B/C
B/C
C
C/D
D
D
D
E
/
A
A
A
A/B
A/B
B/C
B/C
C
C/D
D
D
E
/
A
A
A
A/B
B
B/C
C
C
C/D
D
D
E
BOLD
= Standard Range
= Extended Range
= Development Range
Additional information on this product is available from AVX’s catalog or AVX’s FAX Service.
Call 1-800-879-1613 and request document
#069.
Visit our website http://www.avxcorp.com
69
【Link Node】J-Link debugging issues
I have been using Link Node for project development recently. Since I have always used Keil, I am not very familiar with mbed online programming and cannot perform simulation tests. So I planned to us...
wufeijian RF/Wirelessly
【Lpc54100】 Detailed explanation of four-channel PWM
First, you need to add the two files sct_pwm_5410x.c and stc_541x.c to the project. Both files are in lpc_chip/chip_5410x. Then all the codes are as follows: [/font][/align][code]#define SCT_PWM LPC_S...
lb8820265 NXP MCU
CC4515 4-line to 16-line decoder
CC4515 4-wire to 16-wire decoder with latch input and inverted output...
rain Analog electronics
How does a 3D accelerometer perform plane positioning?
I want to use the X and Z accelerations of a 3D accelerometer to move the mouse, but I can't find a suitable idea, and the algorithm is a mess. I wonder if anyone has done it before, please give me so...
kacanmmx Embedded System
Verilog serial communication design
...
至芯科技FPGA大牛 FPGA/CPLD
Ubuntu-12.04 Embedded Development Environment Construction Instructions
This is a good resource for beginners, especially those who used to work on FPGA and now want to work on SOCFPGA. Setting up the development environment is a hassle....
yupc123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 643  579  2901  2823  621  13  12  59  57  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号