531UB1060M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UB1060M00DGR

531UB1060M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1060MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UB1060M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1060MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB1060M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1060 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Loopback comparator circuit

Transformer Coupled Push-Pull Power Method Circuit

Battery car speed regulating circuit that can protect the tube

Battery charging prompt circuit diagram

Collector Tuned Mutual Inductance Coupled Oscillation Circuit

555 bootstrap voltage pound tooth wave generator circuit

MY-IMX6-CB140 Hardware Introduction: [color=rgb(37, 37, 37)][font=sans-serif] [b]MY-IMX6-CB140 硬件介绍[/b][size=0.875em][size=13.3px][align=center][b]目录[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=http://wiki.myzr.com.cn/index.php?title...; 明远智睿Lan Embedded System

Coherent multiprocessing on a single chip (Figure): [b]With the advent of SoC design elements such as the MIPS32 1004K Coherent Processing System (CPS), on-chip symmetric multiprocessing (SMP) with a single operating system has become a real design cho...; MCU

I had a son, lost my job, and split my money.: My wife is going to have a baby, and it came out by caesarean section, it's a son. !!! The company only gave me 2 days off, damn, I didn't take care of anything and stayed at home for half a month. I ...; 2315862 Embedded System

How to improve FPGA speed analysis: Currently using EP2C8, but the data processing speed is not satisfactory. Is there any way to improve the processing speed? Replace the C8 chip with C6? Or change the EP3C chip or other chips ? ? Is t...; eeleader FPGA/CPLD

Dear experts, how can I make the small radio I made receive more channels?: Today, I made a homemade radio for teaching practice. It was a very ordinary AM radio. After I finished it, I felt that it could not receive many stations. Also, the lead wire of the built-in wire-wou...; 450678797 RF/Wirelessly

Problems with level conversion between FPGA and SJA1000 using SN74ALVC164245: FPGA and SJA1000 use SN74ALVC164245 for level conversion. AD0-AD7 of SJA1000 is connected to 1B1-1B8 of SN74ALVC164245, and 1DIR controls the direction. ALE, CS, WR, RD, and MODE of SJA1000 are connec...; shen19891209 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components