EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ1210Y121MBLAT5Z

Description
CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size121KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Related ProductsFound15parts with similar functions to VJ1210Y121MBLAT5Z
Download Datasheet Parametric View All

VJ1210Y121MBLAT5Z Overview

CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT

VJ1210Y121MBLAT5Z Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction, 1210
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.00012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.7 mm
JESD-609 codee3
length3.2 mm
Manufacturer's serial numberVJ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 7 INCH
positive tolerance20%
Rated (DC) voltage (URdc)630 V
seriesVJ HVARC X7R
size code1210
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal shapeWRAPAROUND
width2.5 mm
Base Number Matches1
VJ HVArc Guard
®
X7R
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
Prohibit Surface Arc-over in High Voltage Applications
FEATURES
For this Worldwide Patented Technology
MLCC that protects against surface arc-over
Surface mount, wet build process
Reliable Noble Metal Electrode (NME) system
Higher capacitances and smaller case sizes that save
board space, as compared to standard high voltage
MLCCs
Voltage breakdowns as much as double of competitor
products
Excellent high voltage performance
Available with polymer termination for increase resistance to
board flex cracking. Please contact factory for availability.
Speciality: High voltage applications
Halogen-free according to IEC 61249-2-21
HVArc Guard
®
Capacitor
with
no Surface Arc-over
Standard Capacitor
with
Surface Arc-over
APPLICATIONS
Power Supplies
DC-to-DC converters (Buck and Boost)
Voltage multipliers for flyback converters
Lighting and AC power applications contact:
mlcc@vishay.com
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
100 pF to 0.27 µF
Voltage Range:
250 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
Dissipation Factor:
2.5 % max. at 1.0 V
RMS
and 1 kHz
Aging Rate:
1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Strength Test:
Performed per method 103 of EIA 198-2-E.
Applied test voltages:
500 V
DC
-rated: 200 % of rated voltage
630 V
DC
-rated: 150 % of rated voltage
1000 V
DC
-rated: 120 % of rated voltage
Document Number: 45057
Revision: 26-Feb-10
For technical questions, contact:
mlcc@vishay.com
www.vishay.com
1

VJ1210Y121MBLAT5Z Similar Products

Part Number Manufacturer Description
VJ1210Y121MFLAT5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121MFLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121MBLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121MNLAT5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121MNLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121JBLAT5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121KFLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121KBLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121JFLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121KBLAT5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121JBLAR5Z Vishay(威世) CAPACITOR, CERAMIC, MULTILAYER, 630 V, X7R, 0.00012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE & ROHS COMPLIANT
VJ1210Y121JXLAT5Z Vishay(威世) Ceramic Capacitor, Multilayer, Ceramic, 630V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.00012uF, 1210,
VJ1210Y121KFLAT5Z Vishay(威世) Ceramic Capacitor, Multilayer, Ceramic, 630V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.00012uF, 1210,
VJ1210Y121JFLAT5Z Vishay(威世) Ceramic Capacitor, Multilayer, Ceramic, 630V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.00012uF, 1210,
VJ1210Y121KXLAT5Z Vishay(威世) Ceramic Capacitor, Multilayer, Ceramic, 630V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.00012uF, 1210,
Any advice on stm32usb endpoint issue? Thanks
The PDF says that 107 has 4 endpoints, why/*#define EP1_IN_Callback NOP_Process*/#define EP2_IN_Callback NOP_Process#define EP3_IN_Callback NOP_Process#define EP4_IN_Callback NOP_Process #defineEP5_IN...
poiuyt stm32/stm8
Is it possible to use gallium nitride?
Wide bandgap semiconductor materials represented by silicon carbide and gallium nitride have the characteristics of high thermal conductivity, high breakdown field strength, high saturated electron dr...
兰博 Energy Infrastructure?
There is an error when the out ends of multiple FPGA components are connected to the same I/O port. Is this not possible?
There is an error when the out terminals of multiple FPGA components are connected to the same I/O port. Is this not possible? In fact, the out output timings of those components are different, so the...
museum FPGA/CPLD
Regarding the problem of wince channel setting! Urgently need help, thank you
I used directshow to write an MP3 player software and it is now playing normally. However, I tried to set the channel. I used IBASICAUDIO's PUT_BLANCE to set it, but it seems that it was only set in t...
gwqnet Embedded System
Please help! Urgent! Use C/C++ or Visual C++ to write a program to achieve the following function!
To measure the settlement of a building, 17 monitoring points are set up on the building, and the settlement of each monitoring point is displayed by computer at the on-site monitoring center.Now we n...
henry0304 Embedded System
In stm32L1 stop mode, the power consumption cannot be reduced?
[size=4]As the title says, [/size][size=4][size=4][size=4]STM32L1[/size] can enter and wake up normally. The current consumption is about 16mA in normal mode and about 300uA in stop mode. Timers, RTC,...
freeelectron stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1009  1336  204  2778  1668  21  27  5  56  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号