530FA758M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FA758M000DGR

530FA758M000DGR: DescriptionLVDS Output Clock Oscillator, 758MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA758M000DGR Overview

LVDS Output Clock Oscillator, 758MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA758M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	758 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Analog Circuit--Miscellaneous Talk on Rectification (1)

LM34 Fahrenheit Temperature Sensing Circuit

Receiver module test circuit

Fluorescent lamp electronic ballast circuit 5

Broadband buffer amplifier capable of driving 50Ω loads

NOT gate circuit

Communication program between cc3100 and msp430f5529: I have two boards, cc3100 and msp430f5529. I hope to send and receive data to the computer wirelessly, and send text messages to the mobile phone under certain trigger conditions. How can I do this? I...; beyond_ Wireless Connectivity

Linux was not installed and the hard drive was gone.: There are two hard disks. I plan to install Linux on the last partition of the second hard disk (Primary Slave). (This idea doesn't seem to be right either.) After I customized the Linux partitions, w...; amork2007 Linux and Android

CE6.0 programming help: I am now burning nk.bin of ce6.0. Below is the serial port information returned. But there is an error in the bottom line. Please help analyze it. Selection: D Mark the bootimage area in Flash as RESE...; vinsonsu Embedded System

The ocx (win32) that can be used in the vc2005 smart device program dialog cannot be used in the vc#2005 smart device program and is grayed out. What is the reason? Experts can help: The ocx (win32) that can be used in the vc2005 smart device program dialog cannot be used in the vc#2005 smart device program and is grayed out. What is the reason? Experts can help...; lixingping1125 Embedded System

Come report, come get some water: [color=#ffffff]http://www.laomaotao.net/?Y1884[/color] I am here to post comments!!! I haven't been here for a long time, come and have a look!!!...; hyzhau Talking

Add PLL FPGA (cyclone4) development board experience post 05: Adding PLL (phase-locked loop) is an exercise in using IP cores. Taking the previous square wave generator as an example, first create a schematic file from the Verilog file (File->Create/updata). The...; astwyg FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components