NJ88C22AADG datasheet, PDF - EEWORLD Datasheet

NJ88C22AADG: DescriptionPLL Frequency Synthesizer, CMOS, CDIP16; CategoryAnalog mixed-signal IC The signal circuit; File Size203KB，5 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

NJ88C22AADG Overview

PLL Frequency Synthesizer, CMOS, CDIP16

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Dynex
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
Other features	7-BIT AUXILIARY INPUT COUNTER
Analog Integrated Circuits - Other Types	PLL FREQUENCY SYNTHESIZER
JESD-30 code	R-CDIP-T16
JESD-609 code	e0
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum supply current (Isup)	7 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Smart Home System Chinese Standard: Smart home system based on EIB standard for your reference...; lovedarling DIY/Open Source Hardware

Xia Xuanxue (a book I like, I recommend you to read it): A book I like, I recommend you to read it...; dc6633 Embedded System

Crazy ISE software, crashed: I have been using ISE for a while and it is almost broken. I am working on something recently and need to use the ISE development software of Xilinx. I have been looking for it for a long time and dow...; jialaolian FPGA/CPLD

MSP430 MCU simulation example 16 based on Proteus - timer timing 1 second: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

Verilog exercises and explanations: Verilog exercises and explanations Basic exercises, detailed explanations, and design ideas....; kongtiao8 FPGA/CPLD

Radar and navigation, sonar and countermeasures: Based on the wave equation linearization model, the mathematical problem of synthetic aperture imaging is considered. For the data obtained on the two-dimensional surface to reconstruct the three-dime...; JasonYoo Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components