5962F9862401V9X datasheet, PDF

Datasheet> All Categories > logic> logic> 5962F9862401V9X

5962F9862401V9X: DescriptionQUAD 2-INPUT OR GATE, UUC14; Categorylogic logic; File Size50KB，2 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

5962F9862401V9X Overview

QUAD 2-INPUT OR GATE, UUC14

5962F9862401V9X Parametric

Parameter Name	Attribute value
Maker	Renesas Electronics Corporation
package instruction	DIE,
Reach Compliance Code	unknown
JESD-30 code	X-XUUC-N14
Logic integrated circuit type	OR GATE
Number of functions	4
Number of entries	2
Number of terminals	14
Package body material	UNSPECIFIED
encapsulated code	DIE
Package shape	UNSPECIFIED
Package form	UNCASED CHIP
propagation delay (tpd)	12 ns
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Terminal form	NO LEAD
Terminal location	UPPER
total dose	300k Rad(Si) V

Preview

Download Datasheet

View All

ACS32MS

Data Sheet

November 1998

File Number

4545

Radiation Hardened Quad 2-Input OR Gate

The Radiation Hardened ACS32MS is a Quad 2-Input OR

Gate. For each gate, a HIGH level on either A or B input

results in a HIGH level on the Y output. A LOW level on both

the A and B inputs results in a LOW level on the Y output. All

inputs are buffered and the outputs are designed for

balanced propagation delay and transition times.

The ACS32MS is fabricated on a CMOS Silicon on Sapphire

(SOS) process, which provides an immunity to Single Event

Latch-up and the capability of highly reliable performance in

any radiation environment. These devices offer signiﬁcant

power reduction and faster performance when compared to

ALSTTL types.

Speciﬁcations for Rad Hard QML devices are controlled

by the Defense Supply Center in Columbus (DSCC). The

SMD numbers listed below must be used when ordering.

Detailed Electrical Speciﬁcations for the ACS32MS are

contained in SMD 5962-98624. A “hot-link” is provided

on our homepage with instructions for downloading.

www.intersil.com/data/sm/index.asp

Features

• QML Qualiﬁed Per MIL-PRF-38535 Requirements

• 1.25 Micron Radiation Hardened SOS CMOS

• Radiation Environment

- Latch-Up Free Under any Conditions

- Total Dose. . . . . . . . . . . . . . . . . . . . . . 3 x 10

RAD (Si)

- SEU Immunity . . . . . . . . . . . . . <1 x 10

-10

Errors/Bit/Day

- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm

)

• Input Logic Levels . . . . V

= (0.3)(V

), V

= (0.7)(V

)

• Output Current . . . . . . . . . . . . . . . . . . . . . . . .

±8mA

(Min)

• Quiescent Supply Current . . . . . . . . . . . . . . 100µA (Max)

• Propagation Delay . . . . . . . . . . . . . . . . . . . . . . 12ns (Max)

Applications

• High Speed Control Circuits

• Sensor Monitoring

• Low Power Designs

Ordering Information

ORDERING NUMBER

5962F9862401VCC

ACS32D/SAMPLE-03

5962F9862401VXC

ACS32K/SAMPLE-03

5962F9862401V9A

INTERNAL MKT. NUMBER

ACS32DMSR-03

ACS32D/SAMPLE-03

ACS32KMSR-03

ACS32K/SAMPLE-03

ACS32HMSR-03

TEMP. RANGE (

-55 to 125

PACKAGE

14 Ld SBDIP

14 Ld Flatpack

Die

DESIGNATOR

CDIP2-T14

CDFP4-F14

N/A

Pinouts

ACS32MS

(SBDIP)

TOP VIEW

A1 1

B1 2

Y1 3

A2 4

B2 5

Y2 6

GND 7

14 V

13 B4

12 A4

11 Y4

10 B3

9 A3

8 Y3

ACS32MS

(FLATPACK)

TOP VIEW

GND

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

5962F9862401V9X Related Products

	5962F9862401V9X	5962F9862401VXX	5962F9862401VCX
Description	QUAD 2-INPUT OR GATE, UUC14	AC SERIES, QUAD 2-INPUT OR GATE, CDFP14	AC SERIES, QUAD 2-INPUT OR GATE, CDIP14
package instruction	DIE,	DFP,	,
Reach Compliance Code	unknown	unknown	unknown
JESD-30 code	X-XUUC-N14	R-CDFP-F14	R-CDIP-T14
Logic integrated circuit type	OR GATE	OR GATE	OR GATE
Number of functions	4	4	4
Number of entries	2	2	2
Number of terminals	14	14	14
Package body material	UNSPECIFIED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
Package shape	UNSPECIFIED	RECTANGULAR	RECTANGULAR
Package form	UNCASED CHIP	FLATPACK	IN-LINE
propagation delay (tpd)	12 ns	12 ns	12 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
surface mount	YES	YES	NO
technology	CMOS	CMOS	CMOS
Terminal form	NO LEAD	FLAT	THROUGH-HOLE
Terminal location	UPPER	DUAL	DUAL
total dose	300k Rad(Si) V	300k Rad(Si) V	300k Rad(Si) V
encapsulated code	DIE	DFP	-
series	-	AC	AC
Maximum operating temperature	-	125 °C	125 °C
Minimum operating temperature	-	-55 °C	-55 °C
Temperature level	-	MILITARY	MILITARY
Base Number Matches	-	1	1

Recommended Resources

Wireless remote control intelligent lighting system circuit diagram

Single pulse stretching circuit a

The ever-changing sound and light analog controller circuit 02

Ceiling fan electronic speed control timer circuit

Circuit logic diagram (positive logic)

RTD three-wire basic connection circuit (2)

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components