SBU120-201 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > SBU120-201

Preview

SBU120-201: Description120W Open Frame Switching Power Supplies For I.T.E.; File Size281KB，2 Pages; ManufacturerVolgen; Websitehttp://www.volgen.com/

Download Datasheet View All

SBU120-201 Overview

120W Open Frame Switching Power Supplies For I.T.E.

Preview

Download Datasheet

View All

SBU120 SERIES

120W Open Frame Switching Power Supplies For I.T.E.

Description:

The SBU120 series of compact, open frame constructed, AC/DC

switching mode power supplies provide 120 Watts of continuous

OUTput power . They are ideally suited for use in CRT terminals, disc

drive systems, microprocess or based systems, portable equipments

and many other applications, all models are designed to meet the

safety requirements of UL1950/EN60950 requirements. All units are

100% burned in and tested.

Features:

Wide Input Voltage 90 to 264 VAC,47 to 63 Hz

Internal EMI filter

Single to Triple Output

Input connector mates with Molex housing 09-50-3051 and Molex

2878 series crimp terminal

Output connector mates with Molex housing 09-50-3061 (or 09-50-3081,

or 09-50-3131) and Molex 2878 series crimp terminal

Output Voltage Available From 3 VDC Thru 50 VDC

Input Surge Current, Over Voltage and Over Load protection

Power Factor Correction

Power Fail Detect(Optional)

Class I Insulation

Size: 3"x5"x1.28"

nty

Two Years Warra

Safety Approvals :

Electrical Characteristics:

Sym.

Vin

Fin

PFC

Iil

Iih

I rl

I rh

Product Safety

VAC

Parameter

Input Voltage

Input Frequency

Power Factor Correction

Output Power Range

Output Voltage Range

Output Current Range

Input Current (Low Line)

Input Current (High Line)

Low Line Inrush Current

Test Conditions

Min. Typ. Max. Unit

264

0.95 0.97 1.0

120

See rating Chart

1.7

1.0

Io=Full load, Vin=90~260VAC

Vin=90 to 264 VAC

High Line Inrush Current

Eff

REG-i

REG-o

OVP

OCP

Ttr

Thold

Vp-p

Ilk

Efficiency

Line Regulation

Load Regulation

Over Voltage Protection

Over Current Protection

Transient Response

Hold-Up Time

Start Up Time

Ripple & Noise (Peak to Peak)

Safety Ground Leakage Current

Temperature Coefficient

Io=Full load,

Vin=115VAC

Io=Full load,

Vin=230VAC

Io=Full load,

Io=Full load

Vin=230VAC

Vin=115VAC

Vin=230VAC

25 C,Cool start,

Vin=230VAC

112

132

110

150

Io=Full load to Half Load, Vin=100VAC

Io=Full load, Vin=110VAC

Io=Full load, Vin=100VAC

0.3

Full load, Vin=90VAC

Io=Full load, Vin=240VAC

0.4 0.45

All output

-0.04

0.04

0.5

%/ C

Environmental :

Sym.

Toper

Tstg

Parameter

Te s t Conditions

Min.

Typ.

Max.

-40

Unit

Operating Temperature

Storage Temperature

Relative Humidity

Derate linearly from 100% load at 50 C to 50% load at 70 C

Safety Specifications:

Sym.

Vps

Parameter

Te s t Conditions

Primary to secondary

Primary to ground

Test Voltage=500VDC

Vin=220VAC

Vin=110VAC

Min. Typ. Max.

4242

2121

Unit

VDC

CLASS

Dielectric Withstanding Voltage

for Primary to secondary

Dielectric Withstanding Voltage

Vpg for Primary to Ground

Isolation Resistance

CISPR EMI requirements for CISPR-22

FCC EMI requirements for FCC PART-15

Recommended Resources

TDA2009 single power amplifier circuit diagram

STK4352 audio IC circuit diagram

Electrostatic energy storage circuit

Discrete undervoltage alarm circuit

CWl525A driver bipolar push-pull circuit

SB-200BRX superheterodyne receiver circuit

EEWORLD University Hall--Detailed explanation of MATLAB image functions and their applications: Detailed explanation of MATLAB image functions and their applications : https://training.eeworld.com.cn/course/4788MATLAB Image Processing Toolbox is one of the most popular image processing tools, an...; 老白菜 Embedded System

wince5.0 nand flash driver problem: I need to port the nand flash driver to a mips-based soc recently. I don't know much about wince, nor do I understand nand flash. I have a few questions that I don't understand. Could someone please h...; farmerhou Embedded System

Introduction to FPGA design (understanding basic concepts): 1 Several basic concepts in digital circuit design: 1.1 Setup time and hold time: Setup time refers to the time that data is stable and unchanged before the rising edge of the trigger clock signal arr...; eeleader FPGA/CPLD

Microcontroller: I am currently working on my graduation project, and the topic is to design a multi-channel digital voltmeter using AT89051 and ADC0809. I hope an expert can give me some advice. I would be very grate...; 123pan Embedded System

Prize transfer~TI University Program 20th Anniversary Lucky Rain backpack, 80 yuan: [i=s]This post was last edited by anqi90 on 2016-11-2 16:59[/i] As the title says, I really don’t need the backpack anymore, so I plan to change it to a Bluetooth speaker... The prizes for those who s...; anqi90 Buy&Sell

Project preliminary analysis and feasibility report: Hello, everyone. I have been working in digital industry for more than 2 years. I have been working on the low-level implementation from the detailed plan to the final FPGA board, so I am familiar wit...; xiaoxin1 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components