BU-61745G3-602Z datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-61745G3-602Z

BU-61745G3-602Z: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size701KB，60 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61745G3-602Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72

BU-61745G3-602Z Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QFP,
Contacts	72
Reach Compliance Code	compliant
Address bus width	16
boundary scan	NO
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; MCAIR; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-G72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	3.94 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-6174X/6184X/6186X

Make sure the next

Card you purchase

has...

ENHANCED MINIATURE ADVANCED

COMMUNICATIONS ENGINE

FEATURES

•

Fully Integrated 1553A/B Notice 2,

McAir, STANAG 3838 Interface Terminal

•

Compatible with Mini-ACE (Plus)

and ACE Generations

•

Choice of :

RT or BC/RT/MT In Same Footprint

- RT or BC/RT/MT with 4K RAM

- BC/RT/MT with 64K RAM, and RAM

parity

•

Choice of 5V or 3.3V Logic

•

5V Transceiver with 1760 and McAir

Compatible Options

•

Comprehensive Built-In Self-Test

DESCRIPTION

The Enhanced Miniature Advanced Communications Engine

(Enhanced Mini-ACE) family of MIL-STD-1553 terminals provide com-

plete interfaces between a host processor and a 1553 bus, and integrate

dual transceiver, protocol logic, and 4K words or 64K words of RAM.

These terminals are nearly 100% footprint and software compatible

with the previous generation Mini-ACE (Plus) terminals, and are soft-

ware compatible with the older ACE series.

They are powered by a choice of 5V or 3.3V logic. Multiprotocol sup-

port of MIL-STD-1553A/B and STANAG 3838, including versions

incorporating McAir compatible transmitters, is provided. There is a

choice of 10, 12, 16, or 20 MHz clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with

a set of 20 instructions. This provides an autonomous means of

implementing multi-frame message scheduling, message retry

schemes, data double buffering, asynchronous message insertion,

and reporting to the host CPU. The Enhanced Mini-ACE incorporates

a fully autonomous built-in self-test, which provides comprehensive

testing of the internal protocol logic and/or RAM.

The RT offers the same choices of subaddress buffering as the ACE

and Mini-ACE (Plus), along with a global circular buffering option,

50% rollover interrupt for circular buffers, an interrupt status queue,

and an "Auto-boot" option to support MIL-STD-1760.

These terminals provide the same flexibility in host interface configu-

rations as the ACE/Mini-ACE, along with a reduction in the host

processor's worst case holdoff time.

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

•

Flexible Processor/Memory Interface,

with Reduced Host Wait Time

•

Choice of 10, 12, 16, or 20 MHz Clock

•

Highly Autonomous BC with

Built-In Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor

- Selection by Address, T/R Bit,

Subaddress

- Command and Data Stacks

- 50% and 100% Stack Rollover

Interrupts

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7234

2000 Data Device Corporation

Recommended Resources

Reversible speed regulating circuit of DC motor that changes the direction of armature current

Electrometer amplifier circuit diagram with overload protection

Distribution transformer overheat alarm circuit

MC34011 voltage stabilizing circuit diagram

Touch switch to control the circuit of power on and off

Computer motherboard circuit diagram 815 3_12

Clock sampling problem: We often say that digital signals are sampled on the rising or falling edge of the clock, but when the signal frequency is high, the edge of the signal line or clock line will be slow and the waveform...; dlcnight Analog electronics

Everyone can perform magic tricks, but each has his own unique way of doing it: An alternative implementation of the keyboard module using a finite state machine: Recently, several cousins in my aunt's family have been discussing state machines enthusiastically. I, a cousin, am eager to join in the fun. To join their discussion, you must first understand what a...; dongshan MCU

[Transfer] An engineer's reflections on FPGA projects: 1. Cooperate with others. For example, hardware engineers usually need software cooperation during testing. A task that is extremely complex for hardware may be just a few lines of simple code for sof...; eeleader FPGA/CPLD

RT-Thread System - Create a new project in Studio mode: For specific installation and use, please refer to the official website RT-Thread Studio Quick Reading Getting Started section Here is a little bit to say that after RT-Thread Studio is installed, you...; ID.LODA Embedded System

dxp2004 related issues: I see other people's interfaces are like thisbut I can't display so many in the sidebar, I can only select and then display them separately.and thishow can I make it display the same as theirs....; 哈喽哈哈 PCB Design

A letter: About the problem of 315MHZ2272 decoding receiving board: hello friend how are you? I'm doing a project for college I'm having trouble turning this receiver 315MHz to 433.92 MHz I'm not hitting the capacitors Could you help me? the values of the capacitors? ...; soso RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components