EEWORLDEEWORLDEEWORLD

Part Number

Search

DZ23-C2V7E8

Description
DIODE 2.7 V, 0.3 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, TO-236AB, Voltage Regulator Diode
CategoryDiscrete semiconductor    diode   
File Size264KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

DZ23-C2V7E8 Overview

DIODE 2.7 V, 0.3 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, TO-236AB, Voltage Regulator Diode

DZ23-C2V7E8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
Reach Compliance Codeunknown
crc16 source code sharing
// Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...
eeleader FPGA/CPLD
[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog
Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...
eeleader FPGA/CPLD
Newbie's question: What's wrong with the Baudrate calculation of my P89V51RD2?
Crystal: 32MHz Use timer2 as Baudrate Set TMOD = 0x21; // Use mode3 According to the formula Baud rate = fosc / (16 × (65536(RCAP2H, RCAP2L))) ---------------------------------------------------------...
liluo44 51mcu
I have used 430 to make DS18B20. Please help me modify the program.
Anyone who has used 430 to work on DS18B20, please help me modify the program. Below is the main function and the main parts of 18B20. Do you have any other questions? void main() { WDTCTL = WDTPW + W...
nwx8899 Microcontroller MCU
Data Acquisition Device Based on FPGA
[i=s]This post was last edited by paulhyde on 2014-9-15 04:13[/i] FPGA-based data acquisition deviceAbstract: A high-speed data acquisition system with FPGA as the core logic control module is designe...
napianlvse Electronics Design Contest
lm3s serial port interrupt receiving timeout interrupt is not triggered
I originally planned to judge the reception end flag in the timeout interrupt. If I set the serial port receiving FIFO to a depth of 6/8 and set the receiving FIFO interrupt and receiving timeout inte...
usthanos Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 415  1767  295  1750  70  9  36  6  2  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号