BT-A416NO datasheet, PDF - EEWORLD Datasheet

BT-A416NO: DescriptionSmart/Normal 7 Seg Numeric LED Display, Super Red, 10.16mm,; CategoryLED optoelectronic/LED photoelectric; File Size411KB，2 Pages; ManufacturerBRIGHT; Websitehttp://www.brightled.co.kr/

Download Datasheet Parametric View All

BT-A416NO Overview

Smart/Normal 7 Seg Numeric LED Display, Super Red, 10.16mm,

Parameter Name	Attribute value
Maker	BRIGHT
Reach Compliance Code	unknown
color	SUPER RED
Configuration	COMMON ANODE, 2.5 DIGITS
Display height	10.16 mm
Maximum forward current	0.02 A
Number of functions	2.5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Optoelectronic device types	SMART/NORMAL 7 SEG NUMERIC LED DISPLAY

How to set the coordinate mapping method in EVC: The coordinate mapping method in vc++ can be set directly through SetMapMade(), but EVC drawing cannot. How can I solve this problem? ? ? Thank you...; nwuwmz Embedded System

Principles and requirements for the 2009 National Undergraduate Electronic Design Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:30[/i][b][font=华文中宋][size=16pt][font=宋体]I. Principles and requirements of proposition[/font][/size][/font][/b] [font=宋体][font=新宋体-18030][size...; open82977352 Electronics Design Contest

A small problem in the FPGA course design, please help me take a look...: Recently, the teacher assigned a course design to realize a music jukebox using FPGA. Store 3 music scores in ROM, and then switch songs by pressing buttons. The specific requirements are as follows: ...; panxiao FPGA/CPLD

In the ECG common mode rejection ratio test, why is a 20Vrms/50Hz sinusoidal signal selected as the test signal?: As the title says, I have looked at the common mode rejection ratio test schemes of YY1139 and IEC60601-2-25 before. I don’t quite understand why the 20Vrms/50Hz sine test signal is selected. I would ...; dswu233 Analog electronics

Does anyone have experience in applying for "software copyright"? Is there a format for the design description?: Does anyone have experience in applying for "software copyright"? Is there a format for the design description?...; 蓝雨夜 Talking

PIC struct nesting MPLAB compilation error!: Please help me solve the problem. There is a statement that can be compiled in C51: struct{ any_data[5]; any_data[8]; }no1; struct{ struct part no1[2]; any_data[2]; }no2; and passed to PIC: struct{ an...; zhf6050 Microchip MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components