EEWORLDEEWORLDEEWORLD

Part Number

Search

EUDA18-20.000M-TR

Description
QUARTZ CRYSTAL RESONATOR, 20MHz, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size109KB,2 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EUDA18-20.000M-TR Overview

QUARTZ CRYSTAL RESONATOR, 20MHz, ROHS COMPLIANT PACKAGE-2

EUDA18-20.000M-TR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT CUT CRYSTAL; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level2000 µW
frequency stability0.005%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberEU
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency20 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL11.18XB4.7XH13.58 (mm)/L0.44XB0.185XH0.535 (inch)
Series resistance25 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
EU
Series
• RoHS Compliant (Pb-Free)
• HC-49/U package
• AT cut
• Resistance weld seal
• Tight tolerance/stability
• Tape and reel, vinyl sleeve, insulator tab,
third lead, and custom lead length options
available
NOTES
EU
H 13.58
L 11.18
W 4.70
CRYSTAL
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
_____________________________________________________________________________________________________________________________________________________________________________________________
ELECTRICAL SPECIFICATIONS
Frequency Range
Frequency Tolerance / Stability
Over Operating Temperature Range
Operating Temperature Range
Aging (at 25°C)
Storage Temperature Range
Shunt Capacitance
Insulation Resistance
Drive Level
Load Capacitance (C
L
)
Frequency Range
1.8432MHz to 1.999MHz
2.000MHz to 2.399MHz
2.400MHz to 2.999MHz
3.000MHz to 3.199MHz
3.200MHz to 3.499MHz
3.500MHz to 3.599MHz
3.600MHz to 3.899MHz
3.900MHz to 3.999MHz
4.000MHz to 4.099MHz
MANUFACTURER
1.8432MHz to 65.000MHz
±50ppm / ±100ppm (Standard), ±30ppm / ±50ppm,
±15ppm / ±30ppm, *±15ppm / ±20ppm, or ±10ppm / ±15ppm
0°C to 70°C, -20°C to 70°C, or -40°C to 85°C
±5ppm / year Maximum
-40°C to 125°C
7pF Maximum
500 Megaohms Minimum at 100V
DC
2 mWatts Maximum
18pF (Standard), Custom C
L
10pF, or Series Resonant
EQUIVALENT SERIES RESISTANCE (ESR), MODE OF OPERATION (MODE), AND CUT
ESR (Ω)
650 Max
550 Max
350 Max
250 Max
200 Max
180 Max
150 Max
120 Max
100 Max
CATEGORY
Mode / Cut
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
SERIES
Frequency Range
4.100MHz to 4.999MHz
5.000MHz to 5.999MHz
6.000MHz to 6.999MHz
7.000MHz to 7.999MHz
8.000MHz to 9.999MHz
10.000MHz to 12.999MHz
13.000MHz to 32.768MHz
24.000MHz to 29.999MHz
30.000MHz to 65.000MHz
PACKAGE
ESR (Ω)
80 Max
75 Max
50 Max
40 Max
35 Max
30 Max
25 Max
60 Max
40 Max
CLASS
Mode / Cut
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Fundamental / AT
Third Overtone / AT
Third Overtone / AT
REV
.
DATE
ECLIPTEK CORP.
CRYSTAL
EU
HC-49/U
CR40
11/07
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
vsim-3812 Design is being optimized... Type mismatch for port
Development environment: ise 10.1 and modelsim 6.5se check syntax can be passed, and the following error occurs when simulating the project with modelsim: # vsim -lib work -t 1ps p46_example_4_2_tbw #...
innerpeace FPGA/CPLD
The Fluke Pocket Multimeter has arrived. Has everyone participated in the data update activity?
[font=微软雅黑] Have you all participated in the [url=https://bbs.eeworld.com.cn/thread-438798-1-1.html][b]Update your personal information to win surprise gifts[/b][/url] event? There are only 14 days le...
eric_wang Talking
Introduction to Digital Systems (Classic American Study Guide Series)
[b]Introduction[/b]: [b]Contents:[/b] This book is a tutorial for digital circuits. It mainly introduces some practical design methods that can effectively solve digital circuit problems. The book has...
tiankai001 MCU
Urgent, need help with my graduation project. DM6446, SDRAM, data verification failed when loading program
I am in a hurry to finish my graduation project. Please give me some advice. Thank you very much. DM6446, only using DSP. In cmd file, each segment is defined in SDRAM. There is no error in compilatio...
txdaaron DSP and ARM Processors
Some issues with fpga_IO port pins
Hello everyone, I would like to ask if it is possible to bring out all the IO pins in the fpga chip for other functions. Some of these pins have been used with sdram for other purposes. I don't know i...
xuhongming FPGA/CPLD
Design of a Universal Signal Processing Platform Based on VxWorks Technology
In the fields of sonar, radar, image and voice, it is often necessary to process massive data in parallel and in real time. Except for the differences in signal content, form and processing algorithm,...
黑衣人 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 133  1252  2081  2696  2518  3  26  42  55  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号