EEWORLDEEWORLDEEWORLD

Part Number

Search

532AA000014BG

Description
LVPECL Output Clock Oscillator, 200MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size2MB,33 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

532AA000014BG Overview

LVPECL Output Clock Oscillator, 200MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

532AA000014BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresIT CAN ALSO OPERATE AT 180 MHZ
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number532
Installation featuresSURFACE MOUNT
Nominal operating frequency200 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si532
D
U A L
F
R E Q U E N C Y
C
R Y S TA L
O
S C I L L A T O R
(XO )
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS
OE
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
(CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si532
MSP430G2955 debugging using SBW failed!!!
The pinout of G2955 shows SBWTCK (pin 1) and SBWTDIO (pin 7), so I think it should be possible to debug with SBW.Then I drew this schematic:I tried to debug it with the debugger on G2LaunchPad, but it...
TWENLONG Microcontroller MCU
Urgent. Please show a jpg image in a dialog box under evc
How to display jpg format images in the dialog box under evc? Does anyone have the source code or method? Please please ......
xushangjin Embedded System
Why can't my KEIL software generate a Hex file even though there are no problems with compilation and linking? ?
StartFragmentI'm using STM32F103C8. Does anyone know?...
爱好汽车电子 TI Technology Forum
Help, implement tree network in ZStack
I am using cc2530, and the protocol stack is TI's ZStack. It seems that the sampleApp and SimpleApp examples do not implement tree and mesh networks. Which codes should be modified to implement tree n...
hellolwp RF/Wirelessly
A novel multi-output forward-flyback converter using post-stage regulation technology
Abstract: The working principle of a novel multi-output forward-flyback converter with post-stage adjustment technology is analyzed in detail. The converter can output high power using the forward par...
hero Power technology
MY9366 1/16 dynamic scanning drive 16-bit high-precision constant current LED driver
Shenzhen Jumingxin Technology Co., Ltd.--MY9366 [align=left][size=3]MY9366 is a 16-bit high-precision constant current LED driver chip that supports 16-bit multi-channel scanning pulse density modulat...
LEDJMX LED Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 770  1687  954  2718  1246  16  34  20  55  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号