74S65DCQM datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74S65DCQM

74S65DCQM: DescriptionAND-OR-Invert Gate, TTL, CDIP14,; Categorylogic logic; File Size40KB，1 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

74S65DCQM Overview

AND-OR-Invert Gate, TTL, CDIP14,

74S65DCQM Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DIP, DIP14,.3
Reach Compliance Code	compliant
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
Logic integrated circuit type	AND-OR-INVERT GATE
MaximumI(ol)	0.02 A
Humidity sensitivity level	2A
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	OPEN-COLLECTOR
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	250
Prop。Delay @ Nom-Sup	8.5 ns
Certification status	Not Qualified
Schmitt trigger	NO
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30

Preview

Download Datasheet

View All

74S65DCQM Related Products

	74S65DCQM	74S65DCQR	74S65DCQC	74S65FCQR	74S65FCQM	74S65FCQC	74S65PCQR	74S65PCQM
Description	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, CDFP14,	AND-OR-Invert Gate, TTL, CDFP14,	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, PDIP14,	AND-OR-Invert Gate, TTL, PDIP14,
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild
package instruction	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DFP, FL14,.3	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
JESD-30 code	R-XDIP-T14	R-XDIP-T14	R-XDIP-T14	R-XDFP-F14	R-XDFP-F14	R-XDIP-T14	R-PDIP-T14	R-PDIP-T14
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0
Logic integrated circuit type	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE
MaximumI(ol)	0.02 A	0.02 A	0.02 A	0.02 A	0.02 A	0.02 A	0.02 A	0.02 A
Humidity sensitivity level	2A	2A	2A	2A	2A	2A	2A	2A
Number of terminals	14	14	14	14	14	14	14	14
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output characteristics	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR
Package body material	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC	CERAMIC	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	DIP	DFP	DFP	DIP	DIP	DIP
Encapsulate equivalent code	DIP14,.3	DIP14,.3	DIP14,.3	FL14,.3	FL14,.3	DIP14,.3	DIP14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	FLATPACK	FLATPACK	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	250	250	250	250	250	250	250	250
Prop。Delay @ Nom-Sup	8.5 ns	8.5 ns	8.5 ns	8.5 ns	8.5 ns	8.5 ns	8.5 ns	8.5 ns
Schmitt trigger	NO	NO	NO	NO	NO	NO	NO	NO
surface mount	NO	NO	NO	YES	YES	NO	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	30	30	30	30
Certification status	Not Qualified	-	Not Qualified	-	Not Qualified	Not Qualified	-	Not Qualified

Recommended Resources

Key debounce circuit diagram

Mobile phone battery constant current charger circuit diagram

Manual electrical control device schematic circuit

TDA2004 power amplifier circuit

4.5MH2 emitter output oscillator circuit

Regarding the question of whether DC has reflected voltage (current), please ask again: Hello everyone, I have already asked friends in the forum about whether DC has reflected voltage (current). I read the transmission line theory again a few days ago and brought some thoughts and calcu...; secondlife110 RF/Wirelessly

TMS320C6678 external memory DDR3 hardware design and software debugging: 1. Hardware DesignThis design refers to the sample design of TI. On the basis of the sample, in order to save cost and space, the ECC of DDR3 is deleted. Only 4 pieces of Samsung's K4B1G1646G are left...; Aguilera DSP and ARM Processors

The first development and evaluation system in China based on Atmel's AT86RF212 chip: Based on the MD of Nanjing Hanzhixian Electronic Technology Co., Ltd.212A/TC212AWireless sensor network development and evaluation system for wireless data transmission / transceiver modules, Includes...; hanzhixian Embedded System

Ask for help: I'm begging for help. I want to make a smart fire truck. I have no idea. I'm new to this field. Please help me. 1520215650QQ 15124506825 mobile phone. I hope to get some advice....; 大保子 51mcu

Looking for STM32F107 USB HID 64-bit data transmission and reception routine: I am debugging the STM32F107 USB HID routine, and there is a problem that it can only receive but not send. I hope friends who have done this can provide a complete routine for learning. :)...; lzq2804 stm32/stm8

28335Change the output pin level through the GPADAT register?: The GPADAT register is used in the program to change the output pin level: #define GP_EN GpioDataRegs.GPADAT.bit.GPIO2 #define GP_OE GpioDataRegs.GPADAT.bit.GPIO4 #define GP_A GpioDataRegs.GPADAT.bit....; 喜鹊王子 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components