EEWORLDEEWORLDEEWORLD

Part Number

Search

XCV1000E-6FG1156I

Description
FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PQFP240
CategoryProgrammable logic devices    Programmable logic   
File Size64KB,5 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XCV1000E-6FG1156I Overview

FPGA, 1536 CLBS, 82944 GATES, 400 MHz, PQFP240

XCV1000E-6FG1156I Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeBGA
package instructionBGA, BGA1156,34X34,40
Contacts1156
Reach Compliance Codenot_compliant
ECCN code3A991.D
maximum clock frequency357 MHz
Combined latency of CLB-Max0.47 ns
JESD-30 codeS-PBGA-B1156
JESD-609 codee0
length35 mm
Configurable number of logic blocks6144
Equivalent number of gates331776
Number of entries660
Number of logical units27648
Output times660
Number of terminals1156
organize6144 CLBS, 331776 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1156,34X34,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.2/3.6,1.8 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.6 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width35 mm
0
R
Virtex™-E 1.8 V
Field Programmable Gate Arrays
0
0
DS022-1 (v2.2) November 9, 2001
Preliminary Product Specification
Features
Fast, High-Density 1.8 V FPGA Family
- Densities from 58 k to 4 M system gates
- 130 MHz internal performance (four LUT levels)
- Designed for low-power operation
- PCI compliant 3.3 V, 32/64-bit, 33/ 66-MHz
Highly Flexible SelectI/O+™ Technology
- Supports 20 high-performance interface standards
- Up to 804 singled-ended I/Os or 344 differential I/O
pairs for an aggregate bandwidth of > 100 Gb/s
Differential Signalling Support
- LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL
- Differential I/O signals can be input, output, or I/O
- Compatible with standard differential devices
- LVPECL and LVDS clock inputs for 300+ MHz
clocks
Proprietary High-Performance SelectLink™
Technology
- Double Data Rate (DDR) to Virtex-E link
- Web-based HDL generation methodology
Sophisticated SelectRAM+™ Memory Hierarchy
- 1 Mb of internal configurable distributed RAM
- Up to 832 Kb of synchronous internal block RAM
- True Dual-Port™ BlockRAM capability
- Memory bandwidth up to 1.66 Tb/s (equivalent
bandwidth of over 100 RAMBUS channels)
- Designed for high-performance Interfaces to
External Memories
- 200 MHz ZBT* SRAMs
- 200 Mb/s DDR SDRAMs
- Supported by free Synthesizable reference design
* ZBT is a trademark of Integrated Device Technology, Inc.
High-Performance Built-In Clock Management Circuitry
- Eight fully digital Delay-Locked Loops (DLLs)
- Digitally-Synthesized 50% duty cycle for Double
Data Rate (DDR) Applications
- Clock Multiply and Divide
- Zero-delay conversion of high-speed LVPECL/LVDS
clocks to any I/O standard
Flexible Architecture Balances Speed and Density
- Dedicated carry logic for high-speed arithmetic
- Dedicated multiplier support
- Cascade chain for wide-input function
- Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
- Internal 3-state bussing
- IEEE 1149.1 boundary-scan logic
- Die-temperature sensor diode
Supported by Xilinx Foundation™ and Alliance Series™
Development Systems
- Further compile time reduction of 50%
- Internet Team Design (ITD) tool ideal for
million-plus gate density designs
- Wide selection of PC and workstation platforms
SRAM-Based In-System Configuration
- Unlimited re-programmability
Advanced Packaging Options
- 0.8 mm Chip-scale
- 1.0 mm BGA
- 1.27 mm BGA
- HQ/PQ
0.18
m
m 6-Layer Metal Process
100% Factory Tested
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS022-1 (v2.2) November 9, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
Module 1 of 4
1
Homemade Laser Engraving Machine Information
[size=14px]Link: [url]http://pan.baidu.com/s/1eROEzkQ[/url] Password: ccex[/size] [size=14px]Let's get straight to the data. If you want to support me, just give my post a thumbs up. [/size] [size=14p...
guaibaobao2 DIY/Open Source Hardware
Savor life and feel happiness
When I was a child, happiness was a simple thing; when I grow up, simplicity is a very happy thing. [[i] This post was last edited by Crazy_HUA on 2012-11-13 12:25[/i]]...
Crazy_HUA Talking
Multiple sensors communicate with the microcontroller and the microcontroller controls multiple circuits
I want to make an intelligent lighting system . The specific idea is as follows: use two human infrared sensors to make a monitoring point. When the first sensor detects a person passing by, it sends ...
BN521990 Integrated technical exchanges
Altera's FPGA generation number suddenly soared to 10th generation
To be honest, I was very surprised by this kind of labeling. I know that no matter which series of FPGA, high, medium or low, the latest ones are Cyclone V, Arria V, or stratix V. This leapfrog labeli...
wstt FPGA/CPLD
Looking for 51 single chip microcomputer development board
I am a beginner in microcontrollers and want to make a development board myself, but I don't know where to start. Could the senior give me some advice? I would be very grateful....
2002xiao Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1906  2392  1224  2848  748  39  49  25  58  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号