PALCE22V10Q-10JC/5 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> PALCE22V10Q-10JC/5

PALCE22V10Q-10JC/5: DescriptionEE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28; CategoryProgrammable logic devices Programmable logic; File Size236KB，27 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric View All

PALCE22V10Q-10JC/5 Overview

EE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28

PALCE22V10Q-10JC/5 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	AMD
Parts packaging code	QLCC
package instruction	QCCJ, LDCC28,.5SQ
Contacts	28
Reach Compliance Code	unknown
Other features	10 MACROCELLS; REGISTER PRELOAD; SHARED INPUT/CLOCK; 1 EXTERNAL CLOCK
Architecture	PAL-TYPE
maximum clock frequency	83 MHz
JESD-30 code	S-PQCC-J28
JESD-609 code	e0
length	11.5062 mm
Dedicated input times	11
Number of I/O lines	10
Number of entries	22
Output times	10
Number of product terms	132
Number of terminals	28
Maximum operating temperature	75 °C
Minimum operating temperature
organize	11 DEDICATED INPUTS, 10 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC28,.5SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	EE PLD
propagation delay	10 ns
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL EXTENDED
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	11.5062 mm

Preview

Download Datasheet

View All

FINAL

COM’L: H-5/7/10/15/25, Q-10/15/25

IND: H-10/15/20/25

PALCE22V10 Family

24-Pin EE CMOS Versatile PAL Device

DISTINCTIVE CHARACTERISTICS

As fast as 5-ns propagation delay and

142.8 MHz f

MAX

(external)

Low-power EE CMOS

10 macrocells programmable as registered or

combinatorial, and active high or active low to

match application needs

Varied product term distribution allows up to

16 product terms per output for complex

functions

Peripheral Component Interconnect (PCI)

compliant (-5/-7/-10)

Global asynchronous reset and synchronous

preset for initialization

Power-up reset for initialization and register

preload for testability

Extensive third-party software and programmer

support through FusionPLD partners

24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flat-

pack and 28-pin PLCC and LCC packages save

space

5-ns and 7.5-ns versions utilize split lead-

frames for improved performance

GENERAL DESCRIPTION

The PALCE22V10 provides user-programmable logic

for replacing conventional SSI/MSI gates and flip-flops

at a reduced chip count.

The PAL device implements the familiar Boolean logic

transfer function, the sum of products. The PAL device

is a programmable AND array driving a fixed OR array.

The AND array is programmed to create custom product

terms, while the OR array sums selected terms at the

outputs.

The product terms are connected to the fixed OR array

with a varied distribution from 8 to16 across the outputs

(see Block Diagram). The OR sum of the products feeds

the output macrocell. Each macrocell can be pro-

grammed as registered or combinatorial, and active

high or active low. The output configuration is

determined by two bits controlling two multiplexers in

each macrocell.

AMD’s FusionPLD program allows PALCE22V10 de-

signs to be implemented using a wide variety of popular

industry-standard design tools. By working closely with

the FusionPLD partners, AMD certifies that the tools

provide accurate, quality support. By ensuring that third-

party tools are available, costs are lowered because a

designer does not have to buy a complete set of new

tools for each device. The FusionPLD program also

greatly reduces design time since a designer can use a

tool that is already installed and familiar.

BLOCK DIAGRAM

CLK/I

- I

Programmable

AND Array

(44 x 132)

RESET

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

OUTPUT

LOGIC

MACRO

CELL

PRESET

I/O

16564D-1

Publication#

16564

Rev.

Issue Date:

February 1996

Amendment

2-217

Recommended Resources

PCB circuit board heat dissipation method

Triac zero voltage conversion circuit

Power outage alarm circuit

Basic two-stage low-pass filter circuit

Phase sequence detector circuit A

DT16-28 rough boring electrical schematic circuit (3) (PC input and output point allocation)

MSP430 English Book Recommendation 2: Getting Started with the MSP430 LaunchPad: MSP430 English book recommendation 2. Getting Started with the MSP430 LaunchPad [url=https://download.eeworld.com.cn/detail/499362154/1546]https://download.eeworld.com.cn/detail/499362154/1546[/url]...; tiankai001 Download Centre

How to create a project in F28027: How to create a project in F28027. I can't create a project I created. I use CCSV5.2. Many tutorials are different, and the imported files are different. I don't have the files required by the tutoria...; chinaping Microcontroller MCU

The Borland Legend: Borland Legend (Second Edition) - Very exciting http://book.csdn.net/bookfiles/86/100862425.shtml...; geyin Talking

Love creates a smart reminder watch: [color=#000000] Not only China, but the whole world is aging, and the elderly are about to become the largest group in the social structure. As a result, the various problems of elderly friends have b...; 宇音天下 Integrated technical exchanges

Does CCS6.0 support DSP2407?: Can DSP2407 use CCS6.0? Is there a big difference with 28 series?...; 张锋 Microcontroller MCU

How to write a test bench: I would like to ask for advice from all the experts. I have recently been learning to use the simulation software modelsim. Is there a fixed format for writing test programs?...; cpmg FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components