SN74LS114AN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74LS114AN

SN74LS114AN: DescriptionDual J-K Negative-Edge-Triggered Flip-Flops with Preset, Common CLR and CLK 14-PDIP 0 to 70; Categorylogic logic; File Size237KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74LS114AN Overview

Dual J-K Negative-Edge-Triggered Flip-Flops with Preset, Common CLR and CLK 14-PDIP 0 to 70

SN74LS114AN Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	not_compliant
Other features	WITH INDIVIDUAL SET INPUTS
series	LS
JESD-30 code	R-PDIP-T14
length	19.305 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	J-K FLIP-FLOP
Number of digits	2
Number of functions	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	6 mA
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	7.62 mm
minfmax	45 MHz

SN74LS114AN Related Products

	SN74LS114AN	SN74S114AN	SN74S114AD	SN54LS114AJ	SN54LS114AFK	SN54LS114AW	SN54S114W	SN54S114J
Description	Dual J-K Negative-Edge-Triggered Flip-Flops with Preset, Common CLR and CLK 14-PDIP 0 to 70	Dual J-K negative-edge-triggered flip-flops with preset, common CLR and CLK 14-PDIP 0 to 70	S SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14	LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14	LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, CC-20	LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, FP-14	S SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, FP-14	Dual J-K Negative-Edge-Triggered Flip-Flops With Preset, Common Clear, And Common Clock 14-CDIP -55 to 125
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	DIP, DIP14,.3	DIP, DIP14,.3	SOP, SOP14,.25	DIP, DIP14,.3	QCCN, LCC20,.35SQ	DFP, FL14,.3	DFP, FL14,.3	DIP, DIP14,.3
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
Other features	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS	WITH INDIVIDUAL SET INPUTS
series	LS	S	S	LS	LS	LS	S	S
JESD-30 code	R-PDIP-T14	R-PDIP-T14	R-PDSO-G14	R-CDIP-T14	S-CQCC-N20	R-CDFP-F14	R-CDFP-F14	R-CDIP-T14
length	19.305 mm	19.305 mm	8.65 mm	19.56 mm	8.89 mm	9.21 mm	9.21 mm	19.56 mm
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
Number of digits	2	2	2	2	2	2	2	2
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	14	14	14	14	20	14	14	14
Maximum operating temperature	70 °C	70 °C	70 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-	-	-	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DIP	SOP	DIP	QCCN	DFP	DFP	DIP
Encapsulate equivalent code	DIP14,.3	DIP14,.3	SOP14,.25	DIP14,.3	LCC20,.35SQ	FL14,.3	FL14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	SMALL OUTLINE	IN-LINE	CHIP CARRIER	FLATPACK	FLATPACK	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
propagation delay (tpd)	20 ns	7 ns	7 ns	20 ns	20 ns	20 ns	7 ns	7 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	5.08 mm	1.75 mm	5.08 mm	2.03 mm	2.03 mm	2.03 mm	5.08 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	NO	YES	YES	YES	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	THROUGH-HOLE	GULL WING	THROUGH-HOLE	NO LEAD	FLAT	FLAT	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	QUAD	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	7.62 mm	7.62 mm	3.9 mm	7.62 mm	8.89 mm	6.29 mm	6.29 mm	7.62 mm
minfmax	45 MHz	125 MHz	125 MHz	45 MHz	45 MHz	45 MHz	125 MHz	125 MHz
Parts packaging code	DIP	DIP	-	DIP	QFN	DFP	DFP	DIP
Contacts	14	14	-	14	20	14	14	14
Load capacitance (CL)	15 pF	-	-	15 pF	15 pF	15 pF	15 pF	15 pF
Maximum supply current (ICC)	6 mA	-	-	6 mA	6 mA	6 mA	25 mA	25 mA

Recommended Resources

Electric fence charger circuit diagram

Projector lamp AC automatic voltage regulation circuit circuit diagram

Feedback signal series synthesis

Negative pressure and voltage doubler conversion circuit diagram

555 long delay timer circuit (1)

Computer motherboard circuit diagram 810 4_11

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components