The AS3LC2M16 is a low-power single transister (IT) CMOS 33,554,432-bit Pseudo Static Random Access Memory (PSRAM)
device organized as 2,097,152 × 16 bits. It is designed for memory applications where slow data access, low power, and simple
interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 55/70/85 ns are ideal for low-power applications.
The device can be put into deep power down mode with ZZ low and the power consumption at 3.3V is reduced to 33
µ
W. Note
that in deep power down mode the memory cell will not retain its data.
The device can also be put into standby mode when deselected (CS and ZZ high or UB and LB high with ZZ high). The input/
output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected ( CS is high , or UB and LB are high),
outputs are disabled (OE High), UB and LB are disabled (UB, LB High), during a write operation ( CS is low and WE Low), or in
power down mode(ZZ is low).
Writing to the device is accomplished by taking Chip Select (CS) Low and Write Enable (WE) input Low. If Byte Low Enable (LB)
is Low, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through
A20). If Byte High Enable (UB) is Low, then data from I/O pins (I/O8 through I/O15) is written into the location specified on
the address pins (A0 through A20). To avoid bus contention, external devices should drive I/O pins only after outputs have been
disabled with output enable (OE) or write enable (WE).
Reading from the device is accomplished by taking Chip Select (CS) and Output Enable (OE) Low while forcing the Write Enable (WE)
High. If Byte Low Enable (LB) is Low, then data from the memory location specified by the address pins will appear on I/O0 to I/O7.
If Byte High Enable (UB) is Low, then data from memory will appear on I/O8 to I/O15.
These devices provide multiple power and ground pins, and separate byte enable controls, allowing individual bytes to be
written and read. LB controls the lower bits, I/O0–I/O7, and UB controls the higher bits, I/O8–I/O15.
All chip inputs and outputs are CMOS-compatible, and operation is from a single 2.7V to 3.3V supply. Device is available in the
JEDEC 48-ball FBGA package.
Absolute maximum ratings
Parameter
Voltage on V
CC
relative to V
SS
Voltage on any I/O pin relative to GND
Power dissipation
Storage temperature (plastic)
Temperature with V
CC
applied
DC output current (low)
Symbol
V
tIN
V
tI/O
P
D
T
stg
T
bias
I
OUT
Min
–0.5
–0.5
–
–65
–55
–
Max
V
CC
+ 0.5
V
CC
+ 0.5
1.0
+150
+125
20
Unit
V
V
W
°
C
°
C
mA
Note: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and functional oper-
ation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2/15/02; V.0.9.9
Alliance Semiconductor
P. 2 of 10
AS3LC2M16
Truth table
CS
H
X
X
L
L
L
ZZ
H
H
L
H
H
H
WE
X
X
X
H
H
H
OE
X
X
X
H
H
L
LB
X
H
X
L
X
L
H
L
L
L
H
L
X
H
L
Key: X = Don’t care, L = Low, H = High.
UB
X
H
X
X
L
H
L
L
H
L
L
Supply
Current
I
SB
I
SBD
I
CC
I/O0–I/O7 I/O8–I/O15
High Z
High Z
High Z
D
OUT
High Z
High Z
High Z
High Z
D
OUT
D
OUT
High Z
D
IN
D
IN
Mode
Standby
Deep power down
Output disable
I
CC
High Z
D
OUT
D
IN
Read
I
CC
High Z
D
IN
Write
DC Recommended operating condition (over the operating range)
Parameter
Vcc
V
OH
V
OL
V
IH
V
IL
I
LI
I
LO
I
CC1
Description
Supply voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Leakage Current
Output Leakage Current
Average V
CC
Operating Supply
Current at 1 MHz
Test Conditions
-
I
OH
= –1.0mA
I
OL
= 2.1mA
-
-
GND < V
IN
< V
CC
GND < V
O
< V
CC;
Outputs High Z
I
OUT
= 0mA, f=1MHz, CS < 0.2V, ZZ
> V
CC
-0.2V, V
IN
< 0.2V or V
IN
>
V
CC
-0.2V
2.2
–0.2
–1
–1
Min
2.7
2.4
0.4
V
CC
+ 0.2
0.6
+1
+1
5
45 mA at 55 ns
40 mA at 70 ns
35 mA at 85 ns
45 mA at 55 ns
40 mA at 70 ns
35 mA at 85 ns
100
µ
A
Max
3.3
Unit
V
V
V
V
V
µ
A
µ
A
mA
I
CC2
I
OUT
= 0mA, f = f
Max,
Average V
CC
Operating Supply
Current
CS = V
IL
, ZZ = V
IH
, V
IN
= V
IL
or V
IH
I
OUT
= 0mA, t
PC
= min
mA
I
CCP
Page Access Current
CS = V
IL
, ZZ = V
IH
, V
IN
= V
IL
or V
IH
,
page address cycling
CS > V
CC
– 0.2V and ZZ > V
CC
- 0.2V
or UB = LB
> V
cc
-0.2V and ZZ > VCC - 0.2V.
[Other inputs = V
CC
or V
SS
]
ZZ < 0.2V, other inputs = V
CC
or V
SS
mA
I
SB1
Standby Current (CMOS)
Deep Power Down Current;
CMOS Inputs
I
SBD
10
µ
A
2/15/02; V.0.9.9
Alliance Semiconductor
P. 3 of 10
AS3LC2M16
Capacitance
(f = 1 MHz, T
a
= Room temperature, V
CC
= NOMINAL)
Parameter
Input capacitance
I/O capacitance
Symbol
C
IN
C
I/O
Signals
A, CS, ZZ, WE, OE, LB, UB
I/O
Test conditions
V
IN
= 0V
V
IN
= V
OUT
= 0V
Max
5
7
Unit
pF
pF
Read cycle (over the operating range)
–55
Parameter
Read cycle time
Address access time
Chip select (CS) access time
Output enable (OE) access time
Output hold from address change
CS
ORZ W
o output in low Z
CS high to output in high Z
OE low to output in low Z
UB/LB access time
UB/LB low to low Z
UB/LB high to high Z
OE high to output in high Z
Page cycle time
Page access time
Symbol
t
RC
t
AA
t
ACS
t
OE
t
OH
t
CLZ
t
CHZ
t
OLZ
t
BA
t
BLZ
t
BHZ
t
OHZ
t
PC
t
PA
Min
55
–
–
–
10
10
0
5
–
10
0
0
–
–
Max
–
55
55
25
–
–
20
–
55
–
20
20
20
15
70
–
–
–
10
10
0
5
–
10
0
0
–
–
–70
Min
Max
–
70
70
35
–
–
25
–
70
–
25
25
25
20
85
–
–
–
10
10
0
5
–
10
0
0
–
–
–85
Min
Max
–
85
85
35
–
–
25
–
85
–
25
25
25
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4, 5
4, 5
4, 5
5
4, 5
4, 5
4, 5
3
3
Notes
Key to switching waveforms
Rising input
Falling input
Undefined/don’t care
Read waveform 1 (address controlled)
(CS = OE = Low, WE = ZZ = High, UB and /or LB = Low)
t
RC
Address
t
OH
D
OUT
Previous data valid
t
AA
Data valid
t
OH
2/15/02; V.0.9.9
Alliance Semiconductor
P. 4 of 10
AS3LC2M16
Read waveform 2 (CS, OE, UB, LB controlled)
[WE = ZZ = High]
t
RC
Address
t
AA
OE
t
OLZ
CS
t
ACS
t
CLZ
LB, UB
t
BLZ
D
OUT
t
BA
Data valid
t
BHZ
t
OHZ
t
CHZ
t
OE
t
OH
Page waveform 1 (address controlled)
(CS = OE = Low, WE = ZZ = High, UB and /or LB = Low)
When C6678 is set to EndPoint mode to communicate with PC, it shows link up when starting the computer, but the computer does not respond. When dsp is set to start from pcie, it is normal and can acce...
When measuring the frequency of STM32, the error of measuring 100K-130K by timer capture is 278HZ. The data is unstable when two timers are used, one for counting and the other for timing. It can only...
This is the first time I use eMbedded Visual C++ 4.0 SP4 to develop an application under WinCE 5.0. Development environment: Win32 (WCE emulator) STANDARDSDK_500 Emulator. I have encountered the follo...
Hello everyone,
Is anyone familiar with TI NIR SCAN? I would like to ask some questions about its use and whether there are any domestic alternatives.
Can pay or cooperate,
For more details, please co...
In a previous article, we discussed two important features of the Delta-Sigma analog-to-digital converter (ADC) that simplify the design of antialiasing filters: an oversampling architecture and a com...
MSP430FR6972, clock using DCO, 8MHZ, serial port reception is OK at 9600, but bytes are lost at 115200. Why? The oscilloscope shows no significant deviation in the serial port signal time accuracy. vo...
Recently, the U.S. Department of Commerce announced that it would prohibit companies in the country from selling any electronic technology or communication components to ZTE, a Chinese communicatio...[Details]
In our common sense, the word technology often has two definitions. The first is the technology sealed in the laboratory. They are like flowers on the mountain top. Only a few people on the mountai...[Details]
On April 20, the Photovoltaic Summit, guided by Jiangsu Renewable Energy Industry Association, hosted by Growatt, and supported by LONGi Solar Technology Co., Ltd. and Jiangsu Bigo New Energy Group...[Details]
CMSIS Driver has similar API functions and similar calling methods. It is a further encapsulation based on the ST HAL library. It is much more convenient and simpler to use and configure than the ST ...[Details]
1. Usage scenarios In the first case, when using a common STM32 delay function, similar to HAL_Delay(time), since this function uses a loop to judge and delay, when executing this function, the ent...[Details]
Recently, the " ZTE
incident"
caused by the Sino-US trade war
has caused heated discussions in the electronics industry. It not only reflects that Chinese companies are lagging behind in the...[Details]
In Windows environment, the source code is encoded in UTF-8. If the source file created by STM32CubeMX contains Chinese comments, then using STM32CubeMX to regenerate the source code will cause the C...[Details]
Artificial intelligence
There is no inherent bias in AI. It does not "think" something is true or false for reasons that cannot be explained by logic. Unfortunately, human bias exists in mach...[Details]
In most countries, the military is a fairly large group, and the health of soldiers is particularly important to the combat effectiveness of the army. The US Department of Defense's Advanced Resear...[Details]
According to foreign media reports, the 2018 GMC Terrain Denali is equipped with multiple collision detection systems, and a recent test verified the safety of the system. Even when driving in a bu...[Details]
The adoption rate of serverless
cloud
computing
is gradually increasing, but it has not yet reached people's expectations. Various surveys show that serverless
is
still
an eme...[Details]
China Energy Storage Network News:
On the 7th, Jurong Economic Development Zone signed a strategic cooperation framework agreement on comprehensive energy services with State Grid Jiangsu Int...[Details]
WPG Holdings announced that its subsidiary Youshang has launched a wireless smoke alarm solution based on STM and Semtech . With the development of the national economy and the enhancement of...[Details]
According to TechRadar, given rumors that
Google
is developing a Pixel Watch
,
the
recently renamed Wear OS
smartwatch
operating system may soon be able to show its full cap...[Details]