EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C1256L-25TILF

Description
Standard SRAM, 32KX8, 25ns, CMOS, PDSO28, 8 X 13.40 MM, ROHS COMPLIANT, PLASTIC, TSOP-28
Categorystorage    storage   
File Size1MB,16 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Environmental Compliance
Download Datasheet Parametric View All

P4C1256L-25TILF Overview

Standard SRAM, 32KX8, 25ns, CMOS, PDSO28, 8 X 13.40 MM, ROHS COMPLIANT, PLASTIC, TSOP-28

P4C1256L-25TILF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPyramid Semiconductor Corporation
Parts packaging codeTSOP
package instructionTSOP1,
Contacts28
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time25 ns
JESD-30 codeR-PDSO-G28
JESD-609 codee3
length11.811 mm
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP1
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.1938 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.55 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width8.001 mm
P4C1256
HIGH SPEED 32K x 8
STATIC CMOS RAM
FEATURES
High Speed (Equal Access and Cycle Times)
– 12/15/20/25/35 ns (Commercial)
– 15/20/25/35/45 ns (Industrial)
– 20/25/35/45/55/70 ns (Military)
Low Power
Single 5V±10% Power Supply
Easy Memory Expansion Using
CE
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Fast t
OE
Automatic Power Down
Packages
– 28-Pin 300 mil DIP, SOJ, TSOP
– 28-Pin 300 mil Ceramic DIP
– 28-Pin 600 mil Plastic and Ceramic DIP
– 28-Pin CERPACK
– 28-Pin Solder Seal Flat Pack
– 28-Pin SOP
– 28-Pin LCC (350 mil x 550 mil)
– 32-Pin LCC (450 mil x 550 mil)
DESCRIPTIOn
The P4C1256 is a 262,144-bit high-speed CMOS static
RAM organized as 32K x 8. The CMOS memory requires
no clocks or refreshing, and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply.
Access times as fast as 12 nanoseconds permit greatly
enhanced system operating speeds. CMOS is utilized to
reduce power consumption to a low level. The P4C1256
is a member of a family of PACE RAM™ products offering
fast access times.
The P4C1256 devices provides asynchronous operation
with matching access and cycle times. Memory locations
are specified on address pins A
0
to A
14
. Reading is accom-
plished by device selection (CE) and output enabling (OE)
while write enable (WE) remains HIGH. By presenting the
address under these conditions, the data in the addressed
memory location is presented on the data input/output pins.
The input/output pins stay in the HIGH Z state when either
CE
or
OE
is HIGH or
WE
is LOW.
Package options for the P4C1256 include 28-pin DIP, SOJ,
and TSOP packages. For military temperature range,
Ceramic DIP and LCC packages are available.
FUnCTIOnAL BLOCK DIAgRAM
PIn COnFIgURATIOnS
DIP (P5, P6, C5, C5-1, D5-1, D5-2), SOJ (J5), SOP (S11-1, S11-3)
CERPACK (F4, FS-5) SIMILAR
LCC and TSOP configurations at end of datasheet
Document #
SRAM119
REV I
Revised July 2010
Program call problem
I have a question. If a subroutine is not called, will it not occupy program space?I removed several uncalled programs, and after compiling, the program space occupied remained unchanged. Please give ...
chenbingjy stm32/stm8
Pre-registration for the prize live broadcast | TI's latest isolation device meets the USB 2.0 standard
On March 25, we will introduce the industry's first high-speed isolated USB repeater that complies with the USB 2.0 standard. Our isolated USB repeaters can help engineers design more powerful and rel...
EEWORLD社区 TI Technology Forum
Will P1REN affect P1OUT? Please help me do an experiment if you have EZ430-F2013. It is very simple.
From the P1 port diagram provided by TI, the output of P1OUT.0 is not affected by P1REN.0. However, if you do an experiment, you will find that this is not the case at all:The following analysis uses ...
zhangwf Microcontroller MCU
Use of NWAIT signal in SMC in AT91RM9200 ARM
I don't understand the description of NWAIT in the datasheet. Is it like this? For example, for an external FPGA, after EBI outputs a read command to the peripheral, the peripheral FPGA pulls the NWAI...
zhangqh08 ARM Technology
Can you tell me about the OD gate pull-up resistor?
I would like to ask how to calculate the pull-up resistor of an OD gate. Why is n the number of load gates instead of the number of input terminals for a NAND gate load? See the figure below. I am a n...
lilwane DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2771  420  2162  2726  2869  56  9  44  55  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号