MT58L256V36PF-6 datasheet, PDF

Datasheet> All Categories > storage> storage> MT58L256V36PF-6

MT58L256V36PF-6: DescriptionCache SRAM, 256KX36, 3.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165; Categorystorage storage; File Size459KB，27 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/

Download Datasheet Parametric View All

MT58L256V36PF-6 Overview

Cache SRAM, 256KX36, 3.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165

MT58L256V36PF-6 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Micron Technology
Parts packaging code	BGA
package instruction	13 X 15 MM, FBGA-165
Contacts	165
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
I/O type	COMMON
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
length	15 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	165
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum standby current	0.01 A
Minimum standby current	3.14 V
Maximum slew rate	0.475 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	13 mm

Preview

Download Datasheet

View All

8Mb: 512K x 18, 256K x 32/36

PIPELINED, SCD SYNCBURST SRAM

8Mb SYNCBURST

™

SRAM

FEATURES

• Fast clock and OE# access times

• Single +3.3V +0.3V/-0.165V power supply (V

)

• Separate +3.3V or +2.5V isolated output buffer

supply (V

• SNOOZE MODE for reduced-power standby

• Single-cycle deselect (Pentium

BSRAM-compatible)

• Common data inputs and data outputs

• Individual BYTE WRITE control and GLOBAL

WRITE

• Three chip enables for simple depth expansion

and address pipelining

• Clock-controlled and registered addresses, data

I/Os and control signals

• Internally self-timed WRITE cycle

• Burst control (interleaved or linear burst)

• Automatic power-down for portable applications

• 100-pin TQFP package

• 165-pin FBGA package

• Low capacitive bus loading

• x18, x32, and x36 versions available

MT58L512L18P, MT58L256L32P, MT58L256L36P;

MT58L512V18P, MT58L256V32P, MT58L256V36P

3.3V V

, 3.3V or 2.5V I/O, Pipelined, Single-Cycle

Deselect

100-Pin TQFP

165-Pin FBGA

OPTIONS

• Timing (Access/Cycle/MHz)

3.5ns/6ns/166 MHz

4.0ns/7.5ns/133 MHz

5ns/10ns/100 MHz

• Configurations

3.3V I/O

512K x 18

256K x 32

256K x 36

2.5V I/O

512K x 18

256K x 32

256K x 36

• Packages

100-pin TQFP (2-chip enable)

100-pin TQFP (3-chip enable)

165-pin, 13mm x 15mm FBGA

• Operating Temperature Range

Commercial (0°C to +70°C)

Industrial (-40°C to +85°C)**

Part Number Example:

MARKING

-6

-7.5

-10

MT58L512L18P

MT58L256L32P

MT58L256L36P

MT58L512V18P

MT58L256V32P

MT58L256V36P

None

NOTE:

1. JEDEC-standard MS-026 BHA (LQFP).

* A Part Marking Guide for the FBGA devices can be found on Micron’s

Web site—http://www.micron.com/support/index.html.

** Industrial temperature range offered in specific speed grades and

configurations. Contact factory for more information.

GENERAL DESCRIPTION

The Micron

SyncBurst

™

SRAM family employs

high-speed, low-power CMOS designs that are fabri-

cated using an advanced CMOS process.

Micron’s 8Mb SyncBurst SRAMs integrate a 512K x

18, 256K x 32, or 256K x 36 SRAM core with advanced

synchronous peripheral circuitry and a 2-bit burst

counter. All synchronous inputs pass through registers

controlled by a positive-edge-triggered single-clock in-

put (CLK). The synchronous inputs include all ad-

dresses, all data inputs, active LOW chip enable (CE#),

two additional chip enables for easy depth expansion

(CE2, CE2#), burst control inputs (ADSC#, ADSP#,

ADV#), byte write enables (BWx#) and global write

MT58L512L18PT-6

8Mb: 512K x 18, 256K x 32/36 Pipelined, SCD SyncBurst SRAM

MT58L512L18P_C.p65 – Rev. 2/02

Micron Technology, Inc., reserves the right to change products or specifications without notice.

Recommended Resources

Bathroom exhaust fan automatic control circuit

High input impedance, high output current voltage follower

Sealing machine DC motor thyristor speed regulating circuit

Great Wall 8511-40 computer controlled floor fan circuit diagram

Typical application circuit diagram of MAX764,765,766a

555 acupoint detector circuit

Windows parallel port, a novice please give me some advice.: I want to make a coin detection device, using parallel port communication. Enter the running system, and you can choose different games to play. I use the API to execute the exe program to run the gam...; wsmgyp Embedded System

I am very helpless about the serial port. . . .: I wrote a simple serial port program on Wanli's board, which can be successfully displayed on the hyperterminal.But I opened another project and copied the original code, without changing a word, and ...; 彪哥 stm32/stm8

Analysis of previous electronic competitions: [i=s]This post was last edited by paulhyde on 2014-9-15 09:23[/i] [size=5][font=宋体][size=10.5pt][/size][/font][/size]...; dtcxn Electronics Design Contest

Learning simulation + I2C isolator design: [i=s]This post was last edited by dontium on 2015-1-23 11:38[/i] [url]deyisupport./blog/b/analogwire/archive/2013/11/27/i2c.aspx[/url] I just checked the information of ISO7231 and P82B96. They are re...; wsdymg Analogue and Mixed Signal

Flip IO port output square wave: [color=#000][backcolor=rgb(209, 217, 226)][size=15px]void IO_Toggle(GPIO_TypeDef* GPIOx,u16 GPIO_Pin)[/size][/backcolor][/color] [color=#000][backcolor=rgb(209, 217, 226)][size=15px]{[/size][/backcolo...; 无垠星空 stm32/stm8

Share SPI interface DM9051 Ethernet module + Nuvoton M0516 + uIP to realize web server: The DM9051NP SPI interface Ethernet module is a solution developed by DAVICOM and Nuvoton to facilitate Ethernet communication in embedded microcontroller systems. The DM9051NP chip is an independent ...; LZZ2000 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components