Philips Semiconductors
Product specification
80C51 8-bit microcontroller family
2K/64 OTP/ROM, 5 channel 8 bit A/D, I
2
C, PWM, low pin count
83C752/87C752
DESCRIPTION
The Philips 83C752/87C752 offers many of the advantages of the
80C51 architecture in a small package and at low cost.
The 8XC752 Microcontroller is fabricated with Philips high-density
CMOS technology. Philips epitaxial substrate minimizes CMOS
latch-up sensitivity.
The 8XC752 contains a 2k
×
8 ROM (83C752) EPROM (87C752), a
64
×
8 RAM, 21 I/O lines, a 16-bit auto-reload counter/timer, a
fixed-priority level interrupt structure, a bidirectional inter-integrated
circuit (I
2
C) serial bus interface, an on-chip oscillator, a five channel
multiplexed 8-bit A/D converter, and an 8-bit PWM output.
The onboard inter-integrated circuit (I
2
C) bus interface allows the
8XC752 to operate as a master or slave device on the I
2
C small
area network. This capability facilitates I/O and RAM expansion,
access to EEPROM, processor-to-processor communication, and
efficient interface to a wide variety of dedicated I
2
C peripherals.
The EPROM version of this device, the 87C752, is available in both
quartz-lid erasable and plastic one-time programmable (OTP)
packages. Once the array has been programmed, it is functionally
equivalent to the masked ROM 83C752. Thus, unless explicitly
stated otherwise, all references made to the 83C752 apply equally
to the 87C752.
The 83C752 supports two power reduction modes of operation
referred to as the idle mode and the power-down mode.
•
Small package sizes
–
28-pin DIP
–
28-pin PLCC
–
28-pin SSOP
•
Wide oscillator frequency range
•
Low power consumption:
–
Normal operation: less than 11mA @ 5 V, 12 MHz
–
Idle mode
–
Power-down mode
•
2k
×
8 ROM (83C752)
EPROM (87C752)
•
64
×
8 RAM
•
16-bit auto reloadable counter/timer
•
5-channel 8-bit A/D converter
•
8-bit PWM output/timer
•
Fixed-rate timer
•
Boolean processor
•
CMOS and TTL compatible
•
Well suited for logic replacement, consumer and industrial
applications
FEATURES
packages
•
Available in erasable quartz lid or One-Time Programmable plastic
•
80C51 based architecture
•
Inter-integrated Circuit (I
2
C) serial bus interface
PART NUMBER SELECTION
ROM
S83C752–4DB
S83C752–4N28
S83C752–5N28
S83C752–4A28
S83C752–5A28
S83C752–6A28
EPROM
S87C752–4DB
S87C752–4N28
S87C752–5N28
S87C752–4A28
S87C752–5A28
S87C752–6A28
OTP
OTP
OTP
OTP
OTP
OTP
TEMPERATURE RANGE
°C
AND PACKAGE
0 to +70, 28-pin Plastic Shrink Small Outline Package
0 to +70, 28-pin Plastic Dual In-line Package
–40 to +85, 28-pin Plastic Dual In-line Package
0 to +70, 28-pin Plastic Leaded Chip Carrier
–40 to +85, 28-pin Plastic Leaded Chip Carrier
–55 to +125, 28-pin Plastic Leaded Chip Carrier
–55 to +125, 28-pin Plastic Dual In-line Package
FREQUENCY
3.5 to 16 MHz
3.5 to 16 MHz
3.5 to 16 MHz
3.5 to 16 MHz
3.5 to 16 MHz
3.5 to 12 MHz
3.5 to 12 MHz
DRAWING
NUMBER
SOT341-1
SOT117-2
SOT117-2
SOT261-3
SOT261-3
SOT261-3
SOT117-2
S83C752–6N28 S87C752–6N28
OTP
NOTE:
1. OTP = One Time Programmable EPROM.
2. 16 MHz devices replace 12 MHz devices.
1999 Jul 23
2
853-1443 22040
Philips Semiconductors
Product specification
80C51 8-bit microcontroller family
2K/64 OTP/ROM, 5 channel 8 bit A/D, I
2
C, PWM, low pin count
83C752/87C752
PIN DESCRIPTION
MNEMONIC
V
SS
V
CC
P0.0–P0.4
PIN NO.
12
28
8–6
23, 24
TYPE
I
I
I/O
Circuit Ground Potential.
Supply voltage during normal, idle, and power-down operation.
Port 0:
Port 0 is a 5-bit bidirectional port. Port 0.0–P0.2 are open drain. Port 0.0–P0.2 pins that have
1s written to them float, and in that state can be used as high-impedance inputs. P0.3–P0.4 are
bidirectional I/O port pins with internal pull-ups. Port 0 also serves as the serial I
2
C interface. When this
feature is activated by software, SCL and SDA are driven low in accordance with the I
2
C protocol.
These pins are driven low if the port register bit is written with a 0 or if the I
2
C subsystem presents a 0.
The state of the pin can always be read from the port register by the program. Port 0.3 and 0.4 have
internal pull-ups that function identically to port 3. Pins that have 1s written to them are pulled high by
the internal pull-ups and can be used as inputs.
To comply with the I
2
C specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the
electrical characteristics listed in the tables that follow. While these differ from “standard TTL”
characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I
2
C
applications.
V
PP
(P0.2) –
Programming voltage input. (See Note 2.)
OE/PGM (P0.1) –
Input which specifies verify mode (output enable) or the program mode.
OE/PGM = 1 output enabled (verify mode).
OE/PGM = 0 program mode.
ASEL (P0.0) –
Input which indicates which bits of the EPROM address are applied to port 3.
ASEL = 0 low address byte available on port 3.
ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
Port 1:
Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to
them are pulled high by the internal pull-ups and can be used as inputs. P0.3–P0.4 pins are
bidirectional I/O port pins with internal pull-ups. As inputs, port 1 pins that are externally pulled low will
source current because of the internal pull-ups. (See DC Electrical Characteristics: I
IL
). Port 1 also
serves the special function features of the P80C51 family as listed below:
INT0 (P1.5):
External interrupt.
INT1 (P1.6):
External interrupt.
T0 (P1.7):
Timer 0 external input.
ADC0 (P1.0)–ADC4 (P1.4):
Port 1 also functions as the inputs to the five channel multiplexed A/D
converter. These pins can be used as outputs only if the A/D function has been disabled. These pins
can be used as inputs while the A/D converter is enabled.
Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the
value to program into the selected address during the program mode.
P3.0–P3.7
5–1,
27–25
I/O
Port 3:
Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to
them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are
externally being pulled low will source current because of the pull-ups. (See DC Electrical
Characteristics: I
IL
). Port 3 also functions as the address input for the EPROM memory location to be
programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL.
Reset:
A high on this pin for two machine cycles while the oscillator is running resets the device. An
internal diffused resistor to V
SS
permits a power-on RESET using only an external capacitor to V
CC
.
After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device
in the programming state allowing programming address, data and V
PP
to be applied for programming
or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
Crystal 1:
Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1
also serves as the clock to strobe in a serial bit stream into RESET to place the device in the
programming state.
Crystal 2:
Output from the inverting oscillator amplifier.
Analog supply voltage and reference input.
Analog supply and reference ground.
NAME AND FUNCTION
6
7
I
I
8
I
P1.0–P1.7
13–17,
20–22
I/O
20
21
22
13–17
I
I
I
I
RST
9
I
X1
11
I
X2
AV
CC 1
AV
SS 1
10
19
18
O
I
I
NOTE:
1. AV
SS
(reference ground) must be connected to 0V (ground). AV
CC
(reference input) cannot differ from V
CC
by more than
±0.2V,
and must be
in the range 4.5V to 5.5V.
2. When P0.2 is at or close to 0V, it may affect the internal ROM operation. We recommend that P0.2 be tied to V
CC
via a small pull-up
(e.g., 2kΩ).
1999 Jul 23
5
京公网安备 11010802033920号
EEWORLD
