EEWORLDEEWORLDEEWORLD

Part Number

Search

HLMP-LM65-UY3DD

Description
SINGLE COLOR LED, GREEN, 3.8mm, ROHS COMPLIANT, PLASTIC PACKAGE-2
CategoryLED optoelectronic/LED    photoelectric   
File Size211KB,10 Pages
ManufacturerAVAGO
Websitehttp://www.avagotech.com/
Environmental Compliance  
Download Datasheet Parametric View All

HLMP-LM65-UY3DD Overview

SINGLE COLOR LED, GREEN, 3.8mm, ROHS COMPLIANT, PLASTIC PACKAGE-2

HLMP-LM65-UY3DD Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVAGO
package instructionROHS COMPLIANT, PLASTIC PACKAGE-2
Reach Compliance Codecompliant
colorGREEN
ConfigurationSINGLE
Maximum forward current0.03 A
JESD-609 codee1
Lens typeTINTED DIFFUSED
Nominal luminous intensity1680.0 mcd
Installation featuresRADIAL MOUNT
Number of functions1
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Optoelectronic device typesSINGLE COLOR LED
total height7.26 mm
method of packingAMMO PACK
peak wavelength516 nm
shapeOVAL
size3.8 mm
surface mountNO
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal pitch2.54 mm
HLMP-LM65, HLMP-LB65
Precision Optical Performance Green and Blue
New 4mm Standard Oval LEDs
Data Sheet
Description
This Precision Optical Performance Oval LEDs are specifi-
cally designed for full color/video and passenger infor-
mation signs. The oval shaped radiation pattern and high
luminous intensity ensure that these devices are excellent
for wide field of view outdoor applications where a wide
viewing angle and readability in sunlight are essential.
The package epoxy contains both UV-A and UV-B inhibi-
tors to reduce the effects of long term exposure to direct
sunlight.
Features
x
Well defined spatial radiation pattern
x
High brightness material
x
Available in green and blue color
Green InGaN 525nm
Blue InGaN 470nm
x
Superior resistance to moisture
x
Standoff Package
x
Tinted and diffused
x
Typical viewing angle 50° x100°
Applications
x
Full color signs
Package Dimensions
7.26 ± 0.20
0.286 ± 0.008
21.0
MIN.
0.827
1.25 ± 0.20
0.049 ± 0.008
3.80 ± 0.20
0.1496 ± 0.008
10.00 ± 0.50
0.394 ± 0.020
0.80
MAX. EPOXY MENISCUS
0.031
Notes:
All dimensions in millimeters (inches).
Tolerance is ± 0.20mm unless other specified
1.0
MIN.
0.039
CATHODE LEAD
2.54 ± 0.30
0.100 ± 0.012
NOTE:
1. MEASURED AT BASE OF LENS.
3.00 ± 0.20
0.118 ± 0.008
Sq Typ.
0.50 ± 0.10
0.020 ± 0.004
Caution:
InGaN devices are Class 1C HBM ESD sensitive per JEDEC Standard. Please observe appropriate
precautions during handling and processing. Refer to Application Note AN-1142 for additional details.
I have created an embedded group, but there are not many people. Come and join it~~
Mainly for embedded beginners ~ Most of the members are students of the embedded classroom of eeworld student base camp 75724098...
chenjianyong Embedded System
Solve the problem of Simplicity Studio V3 Windows version make running error
When using Simplicity Studio V3 Windows version, a prompt appeared during compilation that make could not run. The error message is as follows:After searching, it is generally said that rebase in vs n...
dcexpert MCU
Purgatory Legend-Phase-Locked Loop War
[align=left]After the previous learning, I believe you have mastered the basic operation of the software and the basic design process. Next, we will start to learn the FPGA on-chip clock management un...
梦翼师兄 FPGA/CPLD
TL437x-EVM Evaluation Board Test Manual (1)
Preface This guide document is applicable to the development environment: Windows development environment: Windows 7 64bit, Windows 10 64bit Linux development environment: Ubuntu 14.04.3 64bit Virtual...
Tronlong小分队 ARM Technology
Help: Clock signal is disturbed
The 2k clock signal receives interference, and the interference signal frequency is about 5khz. Which filtering method is better? I considered using capacitors before, but it would cause the leading a...
cryptowings Embedded System
The difference and usage of reg and wire types in Verilog
R eg is equivalent to a storage unit, and wire is equivalent to a physical connectionThe physical data of variables in Verilog are divided into linear and register types. The bit width of these two ty...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2767  2752  2611  2345  1567  56  53  48  32  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号