FUJITSU SEMICONDUCTOR
DATA SHEET
DS07-13711-3E
16-Bit Original Microcontroller
CMOS
F
2
MC-16LX MB90420G/425G Series
MB90423GA/423GB/423GC/F423GA/F423GB/F423GC/427GA/427GB/
MB90427GC428GA/428GB/428GC/F428GA/F428GB/F428GC/V420G
s
DESCRIPTIONS
The FUJITSU MB90420G/425G Series is a 16-bit general purpose high-capacity microcontroller designed for
vehicle meter control applications etc.
The instruction set retains the same AT architecture as the FUJITSU original F
2
MC-8L and F
2
MC-16L series, with
further refinements including high-level language instructions, expanded addressing mode, enhanced (signed)
multipler-divider computation and bit processing.
In addition, a 32-bit accumulator is built in to enable long word processing.
s
FEATURES
• 16-bit input capture (4 channels)
Detects rising, falling, or both edges.
16-bit capture register
×
4
Pin input edge detection latches the 16-bit free-run timer counter value, and generates an interrupt request.
• 16-bit reload timer (2 channels)
16-bit reload timer operation (select toggle output or one-shot output)
Event count function selection provided
(Continued)
s
PACKAGES
Plastic QFP, 100-pin
Plastic LQFP, 100-pin
(FPT-100P-M06)
(FPT-100P-M05)
MB90420G/425G Series
• Clock timer (main clock)
Operates directly from oscillator clock.
Compensates for oscillator deviation
Read/write enabled second/minute/hour register
Signal interrupt
• 16-bit PPG (3 channels)
Output pins (3) , external trigger input pin (1)
Output clock frequencies : f
CP
, f
CP
/2
2
, f
CP
/2
4
, f
CP
/2
6
• Delay interrupt
Generates interrupt for task switching.
Interruptions to CPU can be generated/deleted by software setting.
• External interrupts (8 channels)
8-channel independent operation
Interrupt source setting available : “L” to “H” edge/ “H” to “L” edge/ “L” level/ “H” level.
• A/D converter
10-bit or 8-bit resolution
×
8 channels (input multiplexed)
Conversion time : 6.13
µs
or less (at f
CP
=
16 MHz)
External trigger startup available (P50/INT0/ADTG)
Internal timer startup available (16-bit reload timer 1)
• UART (2 channels)
Full duplex double buffer type
Supports asynchronous/synchronous transfer (with start/stop bits)
Internal timer can be selected as clock (16-bit reload timer 0)
Asynchronous : 4808 bps, 5208 bps, 9615 bps, 10417 bps, 19230 bps, 38460 bps, 62500 bps, 500000 bps
Synchronous : 500 Kbps, 1Mbps, 2Mbps (at f
CP
=
16 MHz)
• CAN interface *
1
Conforms to CAN specifications version 2.0 Part A and B.
Automatic resend in case of error.
Automatic transfer in response to remote frame.
16 prioritized message buffers for data and messages for data and ID
Multiple message support
Receiving filter has flexible configuration : All bit compare/all bit mask/two partial bit masks
Supports up to 1 Mbps
CAN WAKEUP function (connects RX internally to INT0)
• LCD controller/driver (1 channel)
Segment driver and command driver with direct LCD panel (display) drive capability
• Low voltage/Program Looping detect reset *
2
Automatic reset when low voltage is detected
Program Looping detection function
• Stepping motor controller (4 channels)
High current output for all channels
×
4
Synchronized 8/10-bit PWM for all channels
×
2
• Sound generator
8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
PWM frequencies : 62.5 kHz, 31.2 kHz, 15.6 kHz, 7.8 kHz (at f
CP
=
16MHz)
Tone frequencies : 1/2 PWM frequency, divided by (reload frequency
+1)
(Continued)
2
MB90420G/425G Series
(Continued)
• Input/output ports
Push-pull output and Schmitt trigger input
Programmable in bit units for input/output or peripheral signals.
• Flash memory
Supports automatic programming, Embeded Algorithm
TM
, write/erase/erase pause/erase resume instructions
Flag indicates algorithm completion
Minato Electronics flash writer
Boot block configuration
Erasable by blocks
Block protection by external programming voltage
*1 : MB90420G series has 2 channels built-in, MB90425G series has 1 channel built-in
*2 : Built-in to MB90420GA/420GB/425GA/425GB series only. Not built-in to MB90420GC/425GC series.
Embeded Algorithm is a registered trademark of Advanced Micro Devices Inc.
3
MB90420G/425G Series
s
PRODUCT LINEUP
•
MB90420G Series
Part
number
Parameter
Configuration
CPU
Clock
System clock
ROM
RAM
CAN interface
Low voltage/
CPU operation
detection reset
Packages
Emulator
dedicated pow-
er supply*
2
MB90F423GA MB90F423GB MB90F423GC
*
1
*
1
*
1
MB90V420G
MB90423GA MB90423GB MB90423GC
Flash ROM model
Mask ROM model
F
2
MC-16LX CPU
Evaluation
model
2 systems
1 system
2 systems
1 system
2 systems
On-chip PLL clock multiplier type (
×
1,
×
2,
×
3,
×
4, 1/2 when PLL stopped)
Minimum instruction execution time 62.5 ns (with 4 MHz oscillator
×
4)
Flash ROM 128 KB
6 KB
2 channels
Yes
No
QFP100, LQFP100
Yes
No
No
PGA-256
No
Mask ROM 128 KB
6 KB
External
6 KB
*1 : Under development
*2 : When used with emulation pod MB2145-507, use DIP switch S2 setting. For details see the MB2145-50
Hardware Manual (2.7 “Emulator Dedicated Power Supply Pin”) .
4
MB90420G/425G Series
•
MB90425G Series
Part number
MB90F428GA
Parameter
Configuration
CPU
Clock
System clock
ROM
RAM
CAN interface
Low voltage/
CPU operation detection reset
Packages
Emulator dedicated power
supply
Yes
QFP100, LQFP100
1 system
On-chip PLL clock multiplier type
(
×
1,
×
2,
×
3,
×
4, 1/2 when PLL stopped)
Minimum instruction execution time 62.5 ns
(with 4 MHz oscillator
×
4)
Flash ROM 128 KB
6 KB
1 channel
No
Flash ROM model
F
2
MC-16LX CPU
2 systems
MB90F428GB
MB90F428GC
Part number
Parameter
Configuration
CPU
Clock
System clock
ROM
RAM
CAN interface
Low voltage/
CPU operation
detection reset
Packages
Emulator dedicat-
ed power supply
*
MB90427GA
*
*
*
*
*
MB90427GB MB90427GC MB90428GA MB90428GB MB90428GC
Mask ROM model
F
2
MC-16LX CPU
1 system
2 systems
1 system
2 systems
On-chip PLL clock multiplier type (
×
1,
×
2,
×
3,
×
4, 1/2 when PLL stopped)
Minimum instruction execution time 62.5 ns (with 4 MHz oscillator
×
4)
Mask ROM 64 KB
4 KB
1 channel
Yes
No
QFP100, LQFP100
Yes
No
Mask ROM 128 KB
6 KB
* : Under development
Note : MB90V420G can be used as evaluation model for MB90420G/425G series.
5