PN4392J18Z datasheet, PDF - EEWORLD Datasheet

PN4392J18Z: DescriptionSmall Signal Field-Effect Transistor, 1-Element, N-Channel, Silicon, Junction FET, TO-92, 3 PIN; CategoryDiscrete semiconductor The transistor; File Size65KB，2 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

PN4392J18Z Overview

Small Signal Field-Effect Transistor, 1-Element, N-Channel, Silicon, Junction FET, TO-92, 3 PIN

Parameter Name	Attribute value
Maker	Fairchild
Parts packaging code	TO-92
package instruction	CYLINDRICAL, O-PBCY-T3
Contacts	3
Reach Compliance Code	unknown
Configuration	SINGLE
Maximum drain-source on-resistance	60 Ω
FET technology	JUNCTION
Maximum feedback capacitance (Crss)	3.5 pF
JESD-30 code	O-PBCY-T3
Number of components	1
Number of terminals	3
Operating mode	DEPLETION MODE
Maximum operating temperature	150 °C
Package body material	PLASTIC/EPOXY
Package shape	ROUND
Package form	CYLINDRICAL
Polarity/channel type	N-CHANNEL
Certification status	Not Qualified
surface mount	NO
Terminal form	THROUGH-HOLE
Terminal location	BOTTOM
transistor applications	SWITCHING
Transistor component materials	SILICON

What database does CE6.0 use?: SQL Server Mobile does not support CE6.0, so what database does CE6.0 use?...; iamljz Embedded System

Unable to open .out file when compiling with CCS: When using CCS to compile, the program has no problem, but cannot be simulated. The error content is as follows...; 豪小子丶 Microcontroller MCU

Why has the dial of the side dial switch become longer?: Now, search for side-dip switches. Basically, what you find are like this. Long dials. I have the real thing in my hand. The dial is loose when it is not closed. Just touch it lightly and it will move...; ienglgge Integrated technical exchanges

In-depth disclosure: Graphical explanation of the chip manufacturing process: I believe that many accessory DIYers are very eager to know the details of the manufacturing process of the common CPU, graphics card or memory chip. Today we are here to give you some ideas. The enti...; soso PCB Design

How to modify the wince startup screen in the program: I don't have a development board, but I have a ready-made PDA and PlatformBuilder. I want to use EVC to write a piece of code to display my picture before the WinCE startup screen appears, and run my ...; owentangye Embedded System

Urgent! Can anyone tell me why Virtex6 Rapidio modelsim simulation ireq_rdy_n does not go low after being pulled high: [align=left][color=#000000]Hello everyone [font=Calibri] [/font]When I use [font=Calibri]modelsim[/font] to simulate [font=Calibri]Rapidio[/font], when [font=Calibri] [/font] starts to send, [font=Cal...; jasonshows FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components