7202LA20TDBG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 7202LA20TDBG

7202LA20TDBG: DescriptionFIFO, 1KX9, 20ns, Asynchronous, CMOS, CDIP28, CERAMIC, DIP-28; Categorystorage storage; File Size144KB，14 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

7202LA20TDBG Overview

FIFO, 1KX9, 20ns, Asynchronous, CMOS, CDIP28, CERAMIC, DIP-28

7202LA20TDBG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	DIP
package instruction	DIP,
Contacts	28
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	20 ns
Other features	RETRANSMIT
period time	30 ns
JESD-30 code	R-GDIP-T28
JESD-609 code	e3
length	37.1475 mm
memory density	9216 bit
memory width	9
Number of functions	1
Number of terminals	28
word count	1024 words
character code	1000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	1KX9
Exportable	NO
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	MATTE TIN
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	7.62 mm

Preview

Download Datasheet

View All

CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

IDT7200L

IDT7201LA

IDT7202LA

FEATURES:

•

DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data

on a first-in/first-out basis. The devices use Full and Empty flags to prevent data

overflow and underflow and expansion logic to allow for unlimited expansion

capability in both word size and depth.

The reads and writes are internally sequential through the use of ring

pointers, with no address information required to load and unload data. Data

is toggled in and out of the devices through the use of the Write (W) and Read

(R) pins.

The devices utilize a 9-bit wide data array to allow for control and parity bits

at the user’s option. This feature is especially useful in data communications

applications where it is necessary to use a parity bit for transmission/reception

error checking. It also features a Retransmit (RT) capability that allows for reset

of the read pointer to its initial position when

is pulsed LOW to allow for

retransmission from the beginning of data. A Half-Full Flag is available in the

single device mode and width expansion modes.

These FIFOs are fabricated using IDT’s high-speed CMOS technology.

They are designed for those applications requiring asynchronous and

simultaneous read/writes in multiprocessing and rate buffer applications.

Military grade product is manufactured in compliance with the latest revision of

MIL-STD-883, Class B.

•

First-In/First-Out dual-port memory

256 x 9 organization (IDT7200)

512 x 9 organization (IDT7201)

1,024 x 9 organization (IDT7202)

Low power consumption

— Active: 440mW (max.)

—Power-down: 28mW (max.)

Ultra high speed—12ns access time

Asynchronous and simultaneous read and write

Fully expandable by both word depth and/or bit width

Pin and functionally compatible with 720X family

Status Flags: Empty, Half-Full, Full

Auto-retransmit capability

High-performance CEMOS™ technology

Military product compliant to MIL-STD-883, Class B

Standard Military Drawing #5962-87531, 5962-89666, 5962-89863

and 5962-89536 are listed on this function

Dual versions available in the TSSOP package. For more informa-

tion, see IDT7280/7281/7282 data sheet

IDT7280 = 2 x IDT7200

IDT7281 = 2 x IDT7201

IDT7282 = 2 x IDT7202

Industrial temperature range (–40

C to +85

C) is available

(plastic packages only)

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

-D

)

WRITE

CONTROL

WRITE

POINTER

RAM

ARRAY

256 x 9

512 x 9

1,024 x 9

READ

POINTER

READ

CONTROL

THREE-

STATE

BUFFERS

DATA OUTPUTS

-Q

)

RESET

LOGIC

FL/RT

FLAG

LOGIC

EXPANSION

LOGIC

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.

XO/HF

2679 drw 01

COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES



2002

SEPTEMBER 2002

DSC-2679/10

Recommended Resources

Squelch Tuned Audio Switching/Mixing Circuit Diagram

Light-controlled switch using photosensitive transistor

Telephone digital (voice) BP alarm transmitter circuit diagram

Graphical interface circuit

Color TV remote control 28

Audio control and soft-switching amplifiers

Vocational Group L: [i=s]This post was last edited by paulhyde on 2014-9-15 02:59[/i] I wonder if many of you have chosen this question? How are you doing? We have just met all the criteria. Do we have any hope of enteri...; lhf0902 Electronics Design Contest

I'm so helpless to post a message: I have been in this forum for a long time, and I browse it almost every day to see if there is anything valuable or worth learning. I don’t know if what I said is right. My original intention is to ho...; goalpeak 51mcu

Survey: What MCU do you all use? Come and take part!: I want to launch a survey to see what company's MCU everyone uses. In addition, I also want to ask everyone to express their opinions. In the normal development process, what factors prompted you to c...; bluehacker MCU

Help----Graduation Thesis (Using a Single Chip Microcomputer to Control a Peristaltic Pump): [i=s] This post was last edited by paulhyde on 2014-9-15 09:43 [/i] There are basically no requirements~~~~ Is there any expert who can~~~~~~~~~` Please help me [:'(]...; fanghuyun Electronics Design Contest

[Ask TI] About FPGA and 6713 communication issues: I have generated some data in DSP6713 and want to send it to an external FPGA. I don't know how to configure it in DSP and what interface to use to communicate with FPGA?...; 0212009623 DSP and ARM Processors

The latest application technology of single chip switching power supply: ...; wzt Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components