SY100S811JCTR datasheet, PDF - EEWORLD Datasheet

SY100S811JCTR: DescriptionLow Skew Clock Driver, 100S Series, 9 True Output(s), 0 Inverted Output(s), ECL, PQCC28,; Categorylogic logic; File Size105KB，3 Pages; ManufacturerSynergy Semiconductor Corp

Download Datasheet Parametric View All

SY100S811JCTR Overview

Low Skew Clock Driver, 100S Series, 9 True Output(s), 0 Inverted Output(s), ECL, PQCC28,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Synergy Semiconductor Corp
Reach Compliance Code	unknown
Other features	TTL & ECL INPUT SIGNALS ARE MUXED; WITH DIFFERENTIAL OUTPUT
series	100S
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	S-PQCC-J28
JESD-609 code	e0
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	28
Actual output times	9
Maximum operating temperature	85 °C
Minimum operating temperature
Output characteristics	OPEN-EMITTER
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC28,.5SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Maximum supply current (ICC)	74 mA
propagation delay (tpd)	0.95 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	ECL
Temperature level	OTHER
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD

This Material Copyrighted By Its Respective Manufacturer

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components