EEWORLDEEWORLDEEWORLD

Part Number

Search

PH1-NLHSA3921

Description
Transponder, SC/UPC Connector,
CategoryWireless rf/communication    Optical fiber   
File Size240KB,6 Pages
ManufacturerLumentum Operations LLC
Download Datasheet Parametric View All

PH1-NLHSA3921 Overview

Transponder, SC/UPC Connector,

PH1-NLHSA3921 Parametric

Parameter NameAttribute value
MakerLumentum Operations LLC
Reach Compliance Codecompliant
Other featuresIT ALSO OPERATE FROM 1280NM TO 1600NM
body width56.1 mm
body height13.2 mm
Body length or diameter76.5 mm
Communication standardsOC-192, SONET
Connection TypeSC/UPC CONNECTOR
Emitter/Detector TypeAVALANCHE PHOTODIODE
Fiber optic equipment typesTRANSCEIVER, TRANSPONDER
Nominal operating wavelength1555 nm
Nominal optical power output2.511 mW
minimum return loss-27 dB
Sensitivity-24 dBm
COMMUNICATIONS MODULES & SUBSYSTEMS
10 Gb/s TDM/DWDM 300 Pin SFF MSA SR2/IR2/LR2 Transponder
PH1 Series
Key Features
• Three configurations supporting SR2/IR2/LR2 applications
• Supports dense wavelength division multiplexing
(DWDM) applications (without wavelocker)
• Microprocessor controls to support I2C
• Integrated 16:1/1:16 mux/demux
• Small form factor package (2.2" x 3.0" x 0.53") for high
density applications
• Low power consumption: 4.8 W typical, 6.8 W maximum
for TDM applications
• 70 °C maximum operating temperature
• High sensitivity PIN or APD receivers
• SONET, FEC, Ethernet and Multirate Capable Versions
• Forward, counter and line timing clocking modes
Applications
Telecommunications
Metropolitan Area Networks
Subscriber loop
Intra-office SONET/SDH
High bit-rate data communications
JDSU 10 Gb/s PH1 Series transponders are intended for 1550 nm system
applications with reaches of up to 80 km. The series includes three different
transponders for SR2 (25 km), IR2 (40 km), and LR2 (80 km) TDM or DWDM
applications. Each transponder accepts 16 bits of parallel digital data and converts
it to a 10 Gb/s NRZ modulated optical signal. It also accepts a 10 Gb/s NRZ
modulated optical signal and converts it into 16 bit wide parallel digital data.
The PH1 series offers low DC power dissipation and is available in either a small
form factor package (2.2 x 3 x 0.53 inches) or in a larger footprint (3.5 x 4.5 x 0.53
inches) package, depending on system thermal performance requirements. The
transmit design uses an Electro-Absorptive Modulated Laser (EML) which,
depending on the configuration, produces an average output power of between
-4 dBm to 2 dBm (EOL). A PIN (-17 dBm typical sensitivity) or APD (-24 dBm
typical sensitivity) receiver is available, based on system configurations.
JDSU PH1 Series transponders are designed to support the following data rates:
9.953 Gb/s (SONET), 10.3125 Gb/s (Ethernet), 10.664 Gb/s (FEC Encoded),
10.709 Gb/s FEC, or 11.09 Gb/s EFEC. They meet all applicable SONET/SDH standards.
Compliance
• Telcordia GR-253-Core
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
MSP430 Group Purchase
Bought this for a graduate student studying mechanics. It should be good for study!...
甜板板 Microcontroller MCU
Questions about I2C communication
9STM32F030 (USART_TX/RX) + D2101 (TX/RX-I2C) + TCA9545A (I2C expansion) + three SI7501 Can such hardware design be implemented in software? Please advise....
well_kim stm32/stm8
About psipce custom function
I want to know the syntax of defining functions in pspice. For example, I want to define a custom function f[x_]:=20*log10[x], how do I edit Goal Functions? SPL(1) = put_marked_point_expression_here {...
STEDZERO Analog electronics
A more troublesome problem?????
My board has 128M nand and uses uboot+NK.nb0. I put uboot in the first 0x40000 of nand and NK.nb0 in the next 40M. Everything is ok when it starts, but I want to use the remaining space of nand as a f...
核桃佳子 Embedded System
I want to use FPGA to convert HDMI to SDI. I want to request an interface chip between the HDMI interface and the FPGA.
I want to use FPGA to convert HDMI to SDI. I want to request an interface chip between the HDMI interface and the FPGA....
huangxin_1102 FPGA/CPLD
bf561 assembly instruction set (IV)
Dedicated video commands. These are probably the most useful, but have more limited usage. Video Pixel Operations ALIGN8, ALIGN16, ALIGN24 // If r3 = 0xABCD 1234 and r4 = 0xBEEF DEAD, then . . . r0 = ...
free DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 896  573  48  117  932  19  12  1  3  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号