74AUP2G80DC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74AUP2G80DC

74AUP2G80DC: DescriptionLow-power dual D-type flip-flop; positive-edge trigger; Categorylogic logic; File Size88KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AUP2G80DC Overview

Low-power dual D-type flip-flop; positive-edge trigger

74AUP2G80DC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	TSSOP
package instruction	2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8
Contacts	8
Reach Compliance Code	compli
series	AUP/ULP/V
JESD-30 code	R-PDSO-G8
JESD-609 code	e4
length	2.3 mm
Load capacitance (CL)	30 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Su	70000000 Hz
MaximumI(ol)	0.0017 A
Humidity sensitivity level	1
Number of digits	1
Number of functions	2
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	INVERTED
Package body material	PLASTIC/EPOXY
encapsulated code	VSSOP
Encapsulate equivalent code	TSSOP8,.12,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	1.2/3.3 V
Prop。Delay @ Nom-Su	27.2 ns
propagation delay (tpd)	27.2 ns
Certification status	Not Qualified
Maximum seat height	1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.1 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	2 mm
minfmax	510 MHz

Preview

Download Datasheet

View All

74AUP2G80

Low-power dual D-type ﬂip-ﬂop; positive-edge trigger

Rev. 04 — 2 June 2008

Product data sheet

1. General description

The 74AUP2G80 provides the dual positive-edge triggered D-type ﬂip-ﬂop. Information on

the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock

pulse. The input pin D must be stable one setup time prior to the LOW-to-HIGH clock

transition for predictable operation.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V

range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

range from 0.8 V to 3.6 V.

This device is fully speciﬁed for partial power-down applications using I

OFF

The I

OFF

circuitry disables the output, preventing a damaging backﬂow current through the

device when it is powered down.

2. Features

Wide supply voltage range from 0.8 V to 3.6 V

High noise immunity

Complies with JEDEC standards:

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

ESD protection:

HBM JESD22-A114E Class 3A exceeds 5000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101C exceeds 1000 V

Low static power consumption; I

= 0.9

µA

(maximum)

Latch-up performance exceeds 100 mA per JESD78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V

OFF

circuitry provides partial Power-down mode operation

Multiple package options

Speciﬁed from

−40 °C

to +85

°C

and

−40 °C

to +125

°C

74AUP2G80DC Related Products

	74AUP2G80DC	74AUP2G80	74AUP2G80GM	74AUP2G80GD	74AUP2G80GT	74AUP2G80_08
Description	Low-power dual D-type flip-flop; positive-edge trigger	Low-power dual D-type flip-flop; positive-edge trigger	Low-power dual D-type flip-flop; positive-edge trigger	Low-power dual D-type flip-flop; positive-edge trigger	Low-power dual D-type flip-flop; positive-edge trigger	Low-power dual D-type flip-flop; positive-edge trigger
Is it Rohs certified?	conform to	-	conform to	conform to	conform to	-
Maker	NXP	-	NXP	NXP	NXP	-
Parts packaging code	TSSOP	-	QFN	SON	SON	-
package instruction	2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8	-	1.60 X 1.60 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-255, SOT902-2, QFN-8	3 X 2 MM, 0.50 MM HEIGHT, PLASTIC, SOT996-2, SON-8	1 X 1.95 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT833-1, SON-8	-
Contacts	8	-	8	8	8	-
Reach Compliance Code	compli	-	compli	compli	compli	-
series	AUP/ULP/V	-	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	-
JESD-30 code	R-PDSO-G8	-	S-PQCC-N8	R-PDSO-N8	R-PDSO-N8	-
length	2.3 mm	-	1.6 mm	3 mm	1.95 mm	-
Load capacitance (CL)	30 pF	-	30 pF	30 pF	30 pF	-
Logic integrated circuit type	D FLIP-FLOP	-	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	-
Maximum Frequency@Nom-Su	70000000 Hz	-	70000000 Hz	70000000 Hz	70000000 Hz	-
MaximumI(ol)	0.0017 A	-	0.0017 A	0.0017 A	0.0017 A	-
Humidity sensitivity level	1	-	1	1	1	-
Number of digits	1	-	1	1	1	-
Number of functions	2	-	2	2	2	-
Number of terminals	8	-	8	8	8	-
Maximum operating temperature	125 °C	-	125 °C	125 °C	125 °C	-
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C	-40 °C	-
Output polarity	INVERTED	-	INVERTED	INVERTED	INVERTED	-
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	VSSOP	-	HVQCCN	VSON	VSON	-
Encapsulate equivalent code	TSSOP8,.12,20	-	LCC8,.06SQ,20	SOLCC8,.11,20	SOLCC8,.04,20	-
Package shape	RECTANGULAR	-	SQUARE	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	-	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	-
method of packing	TAPE AND REEL	-	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	-
Peak Reflow Temperature (Celsius)	260	-	260	260	260	-
power supply	1.2/3.3 V	-	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	-
Prop。Delay @ Nom-Su	27.2 ns	-	27.2 ns	27.2 ns	27.2 ns	-
propagation delay (tpd)	27.2 ns	-	27.2 ns	27.2 ns	27.2 ns	-
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	1 mm	-	0.5 mm	0.5 mm	0.5 mm	-
Maximum supply voltage (Vsup)	3.6 V	-	3.6 V	3.6 V	3.6 V	-
Minimum supply voltage (Vsup)	0.8 V	-	0.8 V	0.8 V	0.8 V	-
Nominal supply voltage (Vsup)	1.1 V	-	1.1 V	1.1 V	1.1 V	-
surface mount	YES	-	YES	YES	YES	-
technology	CMOS	-	CMOS	CMOS	CMOS	-
Temperature level	AUTOMOTIVE	-	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	-
Terminal form	GULL WING	-	NO LEAD	NO LEAD	NO LEAD	-
Terminal pitch	0.5 mm	-	0.5 mm	0.5 mm	0.5 mm	-
Terminal location	DUAL	-	QUAD	DUAL	DUAL	-
Maximum time at peak reflow temperature	30	-	30	30	30	-
Trigger type	POSITIVE EDGE	-	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	-
width	2 mm	-	1.6 mm	2 mm	1 mm	-
minfmax	510 MHz	-	510 MHz	510 MHz	510 MHz	-

Recommended Resources

Simplified electronic ballast circuit diagram

Forward and reverse control circuit to prevent phase short circuit

Simulating natural wind circuit

45kHz low pass state variable filter

Single phase capacitor motor wiring

Clever use of LM386 as a mono-scale generator circuit diagram

vxworks broadcast data packets: Kontron's single trigger, expanded to dual network cards (fei0, eeE0) eeE0: 192.168.1.100: 0xffffff00 udp protocol networking. Other devices on the network broadcast data to a certain port. Broadcast ...; 我上一谁呢 Real-time operating system RTOS

Is there any tool to view the contents of the hive registry?: View .hv format file...; llhymm Embedded System

TI Sitara Getting Started Data Sharing 9-AM335X Data Sheet-Partial Chinese: Downloading data from TI is a very complicated process, especially during the recent period of Google's censorship. I finally found a copy of the AM335X data sheet, which is partially translated into ...; shower.xu DSP and ARM Processors

The MCU scans the 5 IO ports to display the LED on and off: The schematic diagram is as shown. I want to use the five pins of the microcontroller to scan the LED to show on and off. Can you give me some programming ideas? How should I do it? I am new to this....; 龙象 51mcu

I encountered a problem again, about the problem of PIC24FJ64GA004 clock oscillation: How to set the clock selection of PIC24FJ64GA004 microcontroller? I have written a program. I use software simulation SIM to simulate the delay function delay1s(); the delay time is more than 160ms. B...; werjufour Microchip MCU

Newly published in 2008, "Embedded Hardware": Just got it from abroad. Share it with everyone!!!!...; besk Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components