EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA387M000DGR

Description
LVPECL Output Clock Oscillator, 387MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA387M000DGR Overview

LVPECL Output Clock Oscillator, 387MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA387M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency387 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Project of data transmission module
#include "AppCode.c"#include "stdlib.h"#include "stdio.h"void main(void){WDTCTL = WDTPW + WDTHOLD;//OSInit();////Generate semaphore The semaphore is a synchronous signal tool/////////////////////RecSe...
cassimit2014 Microcontroller MCU
Sharing ARM7 learning experience--marquee (I)
First, let's introduce NXP's MCU model classification method. Among these MCUs , LPC3000 and LH7A use ARM9 cores, LPC2000 and LH7 use ARM7 cores, and LPC1000 series use Cortex-M3 or M0 cores. The chip...
billbot501 ARM Technology
Is there any brother who has successfully implemented IAP on STM32F103?
I just downloaded an IAP PDF and example code from ST's website. It is an official example based on their development board, using the YModem protocol under HyperTerminal. The problem is that I want t...
hosdap stm32/stm8
I have just completed a CycloneIII fpga development board. I will share the problems in CycloneIII design and keep updating.
The chip I use is Cyclone III EP3C5E144, which is pin-compatible with ep3c10e144, but not compatible with ep3c16 and 25, because the user IO is too different.The package IO of qfp144 is not too much, ...
giftFPGA FPGA/CPLD
The program that can be called under wince cannot be executed!
I introduced several lib files through #pragma. Do I need to manually enter those files in the project properties? After I generated the exe file, it showed 0x8007007e error when I ran it. I copied th...
chao2641 Embedded System
A little confusion about microcontroller C language programming ~ please answer
/*8 LEDs flash from top to bottom at 200ms intervals, then from bottom to top, repeat once, then all turn off, then flash 5 times at 300ms intervals. Repeat this process. */ #include #include//Functio...
请叫我大树 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1678  1462  1651  740  450  34  30  15  10  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号