531NB1268M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB1268M00DG

531NB1268M00DG: DescriptionLVDS Output Clock Oscillator, 1268MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB1268M00DG Overview

LVDS Output Clock Oscillator, 1268MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB1268M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1268 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electric fence charger circuit diagram

Oscillation circuit composed of LM324

28MHz FM receiver high amplifier circuit

Temperature detection circuit suitable for RS232 serial port

Internal circuit structure block diagram of MCl45027

Coupling circuit using optical fiber to transmit data

EVB printing problem, 100 points for help, waiting online~~: There is a set of data stored in a text file in the format of "time 1" "data 1" "time 2" "data 2" . . . "time N" "data N" It is required to print a curve chart of the relevant data~~ I have been think...; lysk1229 Embedded System

ARM9 Embedded System Design and Development Tutorial: Chapter 1 Basics of Embedded System Design. 1.1 Introduction to Embedded Systems 1.1.1 Definition of Embedded Systems 1.1.2 Composition of Embedded Systems 1.1.3 Characteristics of Embedded Systems 1....; error_echo ARM Technology

Design a general NAND gate and an open collector NAND gate using VHDL: In combinational logic, sometimes it is necessary to strengthen the driving capability of an output pin, so an open collector output pin is used. However, there is little difference between the two, e...; heningbo FPGA/CPLD

Tips for you: How to design an excellent 5G small base station: [i=s]This post was last edited by alan000345 on 2019-9-29 07:41[/i]The role of small base stations increases with the increase of "G". It is said that with the release of the 5G NSA standard and the "...; alan000345 RF/Wirelessly

Seeking experts: [i=s]This post was last edited by paulhyde on 2014-9-15 04:27[/i] Is there anyone who is free and can help me solve some problems? I am not very professional in single-chip microcomputers, and I need ...; 有风的夜 Electronics Design Contest

Essential knowledge about gas detectors: Sensitivity? Sensitivity refers to the sensitivity of the device to the gas being measured. The sensitivity is usually expressed by the ratio of the resistance of the gas sensor in a certain concentra...; Aguilera Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components