BU-65142D1-390S datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65142D1-390S

BU-65142D1-390S: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size247KB，26 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65142D1-390S Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78

BU-65142D1-390S Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QIP,
Contacts	78
Reach Compliance Code	compliant
Address bus width	11
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CQIP-P78
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.33 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	300k Rad(Si) V
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES*

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU).

The device is based upon two DDC

custom ICs, which includes two

monolithic bi-polar low power trans-

ceivers and one CMOS protocol

containing data buffers and timing

control logic. It supports all 13 mode

codes for dual redundant operation,

any combination of which can be ille-

galized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series spe-

cial features. A 14-bit built-in-test

word register stores RTU information,

and sends it to the Bus Controller in

response to the Mode Command

Transmit Bit Word. The BUS-65142

Series performs continuous on-line

wraparound self-test, and provides

four error flags to the host CPU.

Inputs are provided for host CPU con-

trol of 6 bits of the RTU Status Word.

Its

small

hermetic

package,

-55°C to +125°C operating tempera-

ture range, and complete RTU opera-

tion make the BUS-65142 ideal for

most MIL-STD-1553 applications

requiring hardware or microprocessor

subsystems.

FEATURES

•

Complete Integrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Multiple Ordering Options;

+5V (Only), +5V/-15V, and +5V/-12V

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version Available

•

High Reliability Screening Available

(Note:

BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.

BU-65142 is NOT recommended for new design, consult factory or local representative for more information)

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

Multimeter DC current measurement circuit

Flash signal light circuit three

Typical application circuit diagram of MAX688, 689

Wind speed-frequency conversion circuit

Circuit diagram of 12V valve-controlled sealed lead-acid battery dual-level float charger UC3960

875p computer motherboard circuit diagram_082

Your resume is the first step to your success: A resume is the foundation for you to successfully get an offer. Only when the foundation is laid, the road to a successful job search will be broad and smooth. Are you confident in your resume? How c...; lijiaoeeworld Talking about work

MSP430 IIC controller programming (1): [font=Arial][color=#000000][size=14px]Recently, I am developing a microcontroller program for a micro projector. The main purpose is to use a microcontroller to control the DLP chipset for correspondi...; Aguilera Microcontroller MCU

The ultrasonic generator control circuit frequently burns the protection resistor.: Recently, I found that after the circuit board on a product was re-made, the protection resistor R3 frequently burned out. Using an oscilloscope to measure, I found that the control signal wave1 wavef...; liuchuangc Power technology

How to calibrate the sensor tile?: I am a newbie, I would like to ask the experts, if I want to produce a product, I need to calibrate the g sensor, gyroscope and magnetometer. How do I calibrate it? The g sensor generally does not nee...; hezhengjia MEMS sensors

What is the assembly code for the ucos interrupt service subroutine to save the stack pointer to the task control block? I really don't know how to assemble it.: What is the assembly code for saving the stack pointer to the task control block in the ucos interrupt service subroutine? I really don't know how to assemble it. Please give me some advice. Thanks....; woshiyulei Real-time operating system RTOS

JTAG interface problem of Altera FPGA: The pin connection of the USB blaster provided by altera is shown in the figure below. The pins are numbered 1 to 10 from top to bottom, where VCC (TRGT) is interpreted as Target power supply. As we a...; wstt FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components