EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65142F3-500Z

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, FP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size265KB,28 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65142F3-500Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, FP-78

BU-65142F3-500Z Parametric

Parameter NameAttribute value
MakerData Device Corporation
Parts packaging codeQFP
package instructionQFF,
Contacts78
Reach Compliance Codeunknown
Address bus width11
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL STD 1553B
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CQFP-F78
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeRECTANGULAR
Package formFLATPACK
Certification statusNot Qualified
Maximum seat height5.33 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationQUAD
total dose175k Rad(Si) V
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-65142 series*
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BU-65142 Series is a Hi-Rel
radiation tolerent complete dual
redundant MIL-STD-1553 Remote
Terminal Unit (RTU). The device is
based upon two DDC custom ICs,
which includes two monolithic bi-
polar low power transceivers and
one RiCmos protocol containing
data buffers and timing control logic.
It supports all 13 mode codes for dual
redundant operation, any combina-
tion of which can be illegalized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BU-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BU-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its integrated hermetic package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BU-65142 ideal for
MIL-STD-1553 applications requiring
hardware or microprocessor subsys-
tems.
FEATURES
Radiation Tolerant to 300 krad
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Space Qualified
High Reliability Screening
*
(Note:
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
D-RAD
FIGURE 1. BU-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
[Feiling S5PV210 development board knowledge sharing] Comparison between S3C6410 and s5pv210
[align=left]S3C6410: ARM11 architecture S5PV210: Cortex-A8 architecture [/align][align=left]With the passage of time, [font=Calibri]ARM[/font] has shifted from the classic ARM architecture to the more...
forlinx2013 ARM Technology
LINUX vivi kernel configuration settings when porting
When installing VIVBOOTLOADER, how should the configuration file be set? It seems to be the file path. It would be best if there is a video. Thank you!...
ttkkxx Linux and Android
WinHEC China 2008 Weapon Pack (Serial)
Microsoft WinHEC conference will be held in Beijing Marriott Hotel on December 3-4. Participants will have the opportunity to receive seven kinds of weapons. I don’t know if it’s appropriate to call i...
副团长夫人 Talking
MSP430 F149 remote firmware upgrade method
Which big brother can explain in detail the method of remote firmware upgrade of MSP430? I have seen three methods of firmware upgrade written by a big brother, 1, JTAG, 2BSL, 3, custom firmware upgra...
whiskylife Microcontroller MCU
Does synaptic use shared memory to turn on and off the touchpad?
Which process is shared memory used to modify the touchpad? Is it X Window? If I don't want to share memory, how can I modify the touchpad?...
aphonline Embedded System
Please recommend a PCI development board for FPGA without bridge chip
FPGA directly connected to PCI, without PLX interface chip, the price is best to be cheap, Taobao is too expensive, high-end chips Spartan6 and Spartan3a are fine, altera's are also OK, the price is p...
lidonglei1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1373  263  1074  1250  2203  28  6  22  26  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号