EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-18-FREQ1-20D1EE

Description
Parallel - Fundamental Quartz Crystal, 3MHz Min, 4MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-18-FREQ1-20D1EE Overview

Parallel - Fundamental Quartz Crystal, 3MHz Min, 4MHz Max, ROHS COMPLIANT PACKAGE-2

LP49-18-FREQ1-20D1EE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.001%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency4 MHz
Minimum operating frequency3 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance200 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
I can't call out crc (x^5 + x^4 + x^2 + 1) using Verilog serial implementation. Please help me!
[img=802,221]http://h.hiphotos.baidu.com/zhidao/pic/item/241f95cad1c8a7866e2c6dbf6609c93d70cf5078.jpg[/img] It was simulated in modesim. Below is the .v file with the test program and crc written toge...
lidywk FPGA/CPLD
Using the mini2440 board to photograph a spider
The latest mini2440 is said to support a USB microscope. Here is the effect of the shot, please enjoy....
xyz.eeworld Embedded System
Analysis of the execution process of the X86 series CPU chip MOVSB and ADDC instruction groups and the design flow chart of the microcode (urgent)
Analysis of the execution process of the MOVSB and ADDC instruction groups of the X86 series CPU chips and the design flow chart of the microcode. The execution process of these two instructions and t...
tayizhao Embedded System
Zigbee nv analysis
[p=19, null, left][color=rgb(0, 0, 0)][backcolor=rgb(254, 254, 242)][font=Verdana, Arial, Helvetica, sans-serif][size=13px][b]System NV area: [/b]Initialize NV data item osal_nv_item_init()[/size][/fo...
wateras1 RF/Wirelessly
Analysis of the auxiliary circuit of a DC output circuit controlled by a PWM signal
Hello everyone. Our company has a product whose input is a sinusoidal MPU signal, and whose output outputs a DC 4-20mA or 20-160mA signal according to the size of the input signal. I have attached the...
xxooi Analog electronics
Is it possible to divide a Flash into three partitions to store XIP, HIVE registry, and FATFS extended partition respectively?
PXA300 platform, OS is CE5. Flash size is 128M. 40M is used as binfs to store XIP. 64M is used as HIVE registry. The remaining 20M is unused. I want to make it an extended partition of FATFS. MBR has ...
eelee Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2169  2617  1616  2842  2385  44  53  33  58  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号