EEWORLDEEWORLDEEWORLD

Part Number

Search

86964-150LF

Description
Board Connector, 44 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size182KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

86964-150LF Overview

Board Connector, 44 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

86964-150LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30)
Contact completed and terminatedGOLD (30)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number86964
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSOLDER
Total number of contacts44
UL Flammability Code94V-0
PDM: Rev:BD
STATUS:
Released
Printed: Oct 13, 2010
.
MSP430 Development Board Application
I really want to use this board....
ep_day Microcontroller MCU
Words to a friend
Life is like chess, the intersection of black and white, the blend of life and death. The birth of Tao, the change of impermanence; the destruction of Tao, the disaster of no reason. In a game of ches...
simonprince Talking
PHILIPS single chip 16-32 bit LPC2210 CPU.pdf
PHILIPS single-chip 16-32-bit LPC2210 CPU can be said to be a very detailed collectionof a very comprehensive collection of CPU...
rain PCB Design
Share a book "Write Your Own CPU"
[size=5]I searched online and found a sample book with only 100 pages. I want to share it with you... [/size] [size=5] [/size] [align=center][/align] [align=left][/align]...
caicaiwoshishui FPGA/CPLD
Talking about Phase-Locked Loops - The Relationship between Open-Loop Frequency Characteristics and Closed-Loop Frequency Characteristics
The three previous examples of phase-locked loop design (see https://bbs.eeworld.com.cn/thread-609525-1-1.html, https://bbs.eeworld.com.cn/thread-609767-1-1.html, https://bbs.eeworld.com.cn/thread-610...
gmchen Analog electronics
Calculation Method of System Operating Frequency in FPGA
How big a chip does our design need? How fast can our design run? These are two questions that often bother engineers. For the first question, we may be able to use a relatively large chip to implemen...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 467  1122  352  456  1392  10  23  8  29  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号