EEWORLDEEWORLDEEWORLD

Part Number

Search

54111-113-23-2050

Description
Board Connector, 23 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size63KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54111-113-23-2050 Overview

Board Connector, 23 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

54111-113-23-2050 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.094 inch
subject depth0.807 inch
body length2.3 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54111
Plug contact pitch0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts23
PDM: Rev:E
STATUS:
Released
Printed: Jun 03, 2008
.
FLASH 8M-16 file system design, please give ideas, documents or codes
NAND FLASH, 8M or 16M, design a system to manage files, at least to create and delete files, read and write files. Please help me, introduce some documents, websites or code examples. Thank you....
wxiaojin Embedded System
Uncle Cat's FPGA Timing Constraint Tutorial
Timing constraints are one of the most basic and important steps in FPGA design, and of course, one of the difficulties. I believe that many friends have had the same experience as me, reading many ar...
arui1999 Download Centre
Help: Build did not generate .sys file
I found a helloWDM example online, and built the source and makefile. The build did not show any errors, but no .sys file was generated. I am a novice and I don't know if it is a program error. If the...
lostmaple Embedded System
【CN0163】Detecting angular velocity using the ADXRS450 digital angular rate sensor with programmable supply voltage
Circuit Function and AdvantagesThe ADXRS450 is a digital output gyroscope designed for medical, industrial, instrumentation, stabilization, and other high-performance applications. This gyroscope has ...
EEWORLD社区 ADI Reference Circuit
Where did the official website of lattice's Adder_Subtractor put its IP information? I spent the whole afternoon searching but couldn't find it.
As the title, as shown in the picture, please tell me if you know, thank you, thank you...
这名必没人用 FPGA/CPLD
Jffs2 root file system transplantation FTP problem and Linux kernel startup problem
My platform uses Marvell's pxa270 chip, and I want to make an unattended control platform. The linux kernel is linux 2.6.9, and the jffs2 file system is created using busybox1.1.3 and arm-linux-gcc 3....
yu4821483 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1091  2480  170  678  1594  22  50  4  14  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号