RSB6VP26190313 datasheet, PDF - EEWORLD Datasheet

RSB6VP26190313: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector; File Size172KB，3 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

RSB6VP26190313 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Objectid	2140541358
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	0
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	26
Rated current	20 A
Rated voltage	300 V
safety certificate	UL
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	14 AWG

Help: How to create TFFS file system on two flash memory chips at the same time: Help: I have two flashes, one is a nor and the other is a nand. I use the nor to boot and implement TFFS on both flashes. How should I define the following in systffs.c: FLASH_BASE_ADRS FLASH_WINDOW_S...; zhusword Embedded System

[Help] Design of voltage over-limit indication and alarm circuit: We have to do a circuit design at the end of this semester. The topic we chose is: the design of voltage over-limit indication and alarm circuit. Which prawn can help us design one? I would be very gr...; cntjpu MCU

Double-fed speed regulation: Experts suggest accelerating the promotion of "double-fed" speed regulation technology in the motor field2006-3-22 13:23:48　　China Industrial Equipment NetworkThe research team led by Professor Liu Qu...; beh Industrial Control Electronics

Request: XIAMEN VT12864C C language code: Request: XIAMEN VT12864C C language code lixineagle@sina.com.cn Thank you all......; llovehsy Programming Basics

How to get the cellid and signal strength of a mobile phone?: Now I am trying to obtain the cellid and signal strength of all base stations communicating with the mobile phone. The current method used is RIL's RIL_GetCellTowerInfo, but only one cellid can be obt...; sg256 Embedded System

How to use carry chain in FPGA to make delay: I am currently making a TDC (time-to-digital,converter). The basic method uses a carry chain to make a delay. How do I cascade the carry chains to make a delay?...; 全部都是泡馍 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components