EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-01-269-2702

Description
IC IC,FLIP-FLOP,OCTAL,D TYPE,HCT-CMOS,DIP,20PIN,PLASTIC, FF/Latch
Categorylogic    logic   
File Size153KB,26 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

5962-01-269-2702 Overview

IC IC,FLIP-FLOP,OCTAL,D TYPE,HCT-CMOS,DIP,20PIN,PLASTIC, FF/Latch

5962-01-269-2702 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionDIP, DIP20,.3
Reach Compliance Codecompli
JESD-30 codeR-PDIP-T20
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Su20000000 Hz
MaximumI(ol)0.004 A
Number of functions8
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
Base Number Matches1
74HC273; 74HCT273
Octal D-type flip-flop with reset; positive-edge trigger
Rev. 03 — 24 January 2006
Product data sheet
1. General description
The 74HC273; 74HCT273 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL).
The 74HC273; 74HCT273 has eight edge-triggered, D-type flip-flops with individual
D inputs and Q outputs. The common clock (pin CP) and master reset (pin MR) inputs
load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up
time before the LOW-to-HIGH clock transition, is transferred to the corresponding output
(Qn) of the flip-flop.
All outputs will be forced LOW independently of clock or data inputs by a LOW voltage
level on the MR input.
The device is useful for applications where the true output only is required and the clock
and master reset are common to all storage elements.
2. Features
s
s
s
s
s
Ideal buffer for MOS microprocessor or memory
Common clock and master reset
Eight positive edge-triggered D-type flip-flops
Complies with JEDEC standard no. 7A
ESD protection:
x
HBM EIA/JESD22-A114-C exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V
s
Multiple package options
s
Specified from
−40 °C
to +85
°C
and from
−40 °C
to +125
°C
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns.
Symbol Parameter
74HC273
t
PHL
,
t
PLH
t
PHL
f
max
propagation delay CP to Qn
HIGH-to-LOW propagation
delay MR to Qn
maximum input clock
frequency
V
CC
= 5 V; C
L
= 15 pF
V
CC
= 5 V; C
L
= 15 pF
V
CC
= 5 V; C
L
= 15 pF
-
-
-
15
15
66
-
-
-
ns
ns
MHz
Conditions
Min
Typ
Max
Unit

5962-01-269-2702 Related Products

5962-01-269-2702 74HC273DB-T 74HC273BQ 74HCT273BQ
Description IC IC,FLIP-FLOP,OCTAL,D TYPE,HCT-CMOS,DIP,20PIN,PLASTIC, FF/Latch Trigger octal D-type IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC20, 2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT-764-1, DHVQFN-20, FF/Latch IC HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC20, 2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT-764-1, DHVQFN-20, FF/Latch
Is it Rohs certified? conform to conform to conform to conform to
package instruction DIP, DIP20,.3 SSOP, HVQCCN, LCC20/24,.14X.18,20 HVQCCN, LCC20/24,.14X.18,20
Reach Compliance Code compli unknow compliant compliant
JESD-30 code R-PDIP-T20 R-PDSO-G20 R-PQCC-N20 R-PQCC-N20
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Number of functions 8 1 1 1
Number of terminals 20 20 20 20
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP SSOP HVQCCN HVQCCN
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount NO YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal form THROUGH-HOLE GULL WING NO LEAD NO LEAD
Terminal pitch 2.54 mm 0.65 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL QUAD QUAD
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
MaximumI(ol) 0.004 A - 0.004 A 0.004 A
Encapsulate equivalent code DIP20,.3 - LCC20/24,.14X.18,20 LCC20/24,.14X.18,20
power supply 5 V - 2/6 V 5 V
Maker - NXP NXP NXP
Parts packaging code - SSOP QFN QFN
Contacts - 20 20 20
series - HC/UH HC/UH HCT
JESD-609 code - e4 e4 e4
length - 7.2 mm 4.5 mm 4.5 mm
Humidity sensitivity level - 1 1 1
Number of digits - 8 8 8
Output polarity - TRUE TRUE TRUE
Peak Reflow Temperature (Celsius) - 260 260 260
propagation delay (tpd) - 225 ns 225 ns 45 ns
Maximum seat height - 2 mm 1 mm 1 mm
Maximum supply voltage (Vsup) - 6 V 6 V 5.5 V
Minimum supply voltage (Vsup) - 2 V 2 V 4.5 V
Terminal surface - NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD
Maximum time at peak reflow temperature - 30 30 30
width - 5.3 mm 2.5 mm 2.5 mm
minfmax - 24 MHz 24 MHz 20 MHz
share
Good things (measurement procedures) should be shared with everyone. We can communicate, my QQ is 406295453. Phone: 13569994299....
shipengcheng Test/Measurement
Nanhua University Huang Zhiwei Series Please note: Several common errors in electrical schematics
[i=s]This post was last edited by paulhyde on 2014-9-15 03:30[/i] Circuit diagrams should be drawn in accordance with GB 6988.1~7-86 "Electrical Drawing", GB 4728.1~13-84, 85 "Graphic Symbols for Elec...
黄智伟 Electronics Design Contest
Switching power supply test method
Switching power supply test method...
lianrusong Power technology
One battery pack powers your smart lock for five years
One battery pack powers your smart lock for five years Reprinted from: deyisupport Linear regulator, step-up (boost) or step-down (buck) - these are the three power topologies for most smart locks. Wh...
okhxyyo Analogue and Mixed Signal
LM3S811 DIY Project Voting Post
As you can see, all of the above voting options require motor control. Because I think 811 is mainly used in industrial control, I will eventually choose one of them for DIY. I will then set up a DIY ...
wanghongyang Microcontroller MCU
Please recommend logic chip
Hello. The project requires a chip. The functions are: 8/16 digital level (0/5V) input, encoded into 3/4 logic level output, with interrupt output, when these 8/16 digital levels have rising/falling e...
haowei Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1396  1093  10  1916  2478  29  23  1  39  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号