BUS-61555-170W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BUS-61555-170W

BUS-61555-170W: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, DDIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size49KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61555-170W Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, DDIP-78

BUS-61555-170W Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
Parts packaging code	QIP
package instruction	QIP,
Contacts	78
Reach Compliance Code	unknown
Address bus width	16
boundary scan	NO
letter of agreement	MIL-STD-1553
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-XQIP-P78
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	UNSPECIFIED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Maximum seat height	5.334 mm
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

Circuit design of automatic street light controller using power switch TWH875

Circuit b using relay normally closed contact shunt trip coil method b

DIY power supply with current limiting gear and adjustable voltage

TPS201 practical example circuit diagram

Constant current source drive circuit

555 three-digit display capacitance meter circuit

A beginner's question! About the arm interrupt vector table.: cpu: at91rm9200 After loading u-boot, I use ads to single-step debug my bare metal program and found that the address of 0x00000000 is as follows: 00000000 [0xea000007] b 0x24 00000004 [0xeafffffe] b ...; qiuling ARM Technology

When the WINCE 5.0 device is used as a USB flash drive and the PC is ejected, how can the CE program get notification?: After using USB FUNCTION STORAGE MANAGER, you can use the WINCE 5.0 device as a USB flash drive, which is quite convenient. But I want to get in the application whether the WINCE 5.0 device is still p...; annirojess Embedded System

Born for audiophile sound quality--OPA1622, you know: Recently, TI launched an audio operational amplifier OPA1622 that sets the latest audio performance. This product is a new member of TI's Burr-Brown Audio product line and an upgraded product of the w...; maylove Analogue and Mixed Signal

How to get the handle of the taskbar in EVC?: How to get the handle of the taskbar in EVC? hwnd = FindWindow("Shell_TrayWnd", NULL); Can't get it?...; mun0000 Embedded System

How to implement ADC data acquisition in DE1-SoC hardware: How does the DE1-SoC hardware implement ADC data acquisition? If anyone knows how to do it, I can pay less than 300 RMB....; xiyanghong FPGA/CPLD

The Internet of Vehicles leads the transportation industry into intelligence: [align=left]Open the Internet, and it seems that everyone is keen on discussing the topic of the intelligent era. All walks of life are passionate about entering the intelligent era. The giants of the...; alicelovewfy Automotive Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components