QT88LD10M-FREQ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> QT88LD10M-FREQ

QT88LD10M-FREQ: DescriptionLVCMOS Output Clock Oscillator, 16MHz Min, 160MHz Max, HERMETIC SEALED, CERAMIC, J-LEADED, SMD, 4 PIN; CategoryPassive components oscillator; File Size50KB，2 Pages; ManufacturerQ-TECH Corporation; Environmental Compliance

Download Datasheet Parametric View All

QT88LD10M-FREQ Overview

LVCMOS Output Clock Oscillator, 16MHz Min, 160MHz Max, HERMETIC SEALED, CERAMIC, J-LEADED, SMD, 4 PIN

QT88LD10M-FREQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Q-TECH Corporation
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	TAPE AND REEL
maximum descent time	6 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
JESD-609 code	e4
Manufacturer's serial number	QT88L
Installation features	SURFACE MOUNT
Maximum operating frequency	160 MHz
Minimum operating frequency	16 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Oscillator type	LVCMOS
Output load	10 KOHM, 15 pF
physical size	0.35mm x 0.29mm x 0.17mm
longest rise time	6 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	40/60 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

QT88L Series

3.3Vdc, SMD CERAMIC J-LEAD HIGH-RELIABILITY CLOCK OSCILLATORS

_______________________________________________________________________________________

FEATURES

•

Broad frequency range from 500kHz to 160MHz.

•

Supply voltage 3.3Vdc.

•

LVCMOS logic.

•

Tri-State Output Option (D).

•

Low Phase Jitter.

•

J-Lead Hermetically sealed 0.35” x 0.29” package.

ELECTRICAL CHARACTERISTICS

PARAMETERS

Output frequency range (Fo)

Supply voltage (Vdd)

Frequency stability (?F/Fo)

Operating temperature (Topr)

Storage temperature (Tsto)

Operating supply current (Idd)

(No Load)

SPECIFICATIONS

500.000 kHz – 160.000MHz

3.3Vdc ± 10%

See Option codes

-62°C to +125°C

6 mA max. (500kHz ~ < 16MHz)

10 mA max. (16MHz ~ < 32MHz)

20 mA max. (32MHz ~ < 60MHz)

30 mA max. (60MHz ~ < 100MHz)

40 mA max. (100MHz ~ < 130MHz)

50 mA max. (130MHz ~ 160MHz)

45/55% max. (500kHz ~ <16MHz); 40/60% max. (16MHz ~ 160MHz)

(Tighter symmetry available)

6ns max. (500kHz to < 40MHz)

3ns max. (40MHz ~ 160MHz)

15pF // 10kohms

(30pF max. for F = 50MHz)

5ms max.

0.9*Vdd min. ; 0.1*Vdd max.

Pin 1 VIH = 2.2V Oscillation; VIH = 0.8V High Impedance

15ps typ. (< 40MHz); 8ps typ. (= 40MHz)

± 5ppm/year max.

± 4ppm max.

Symmetry

(15pF, at 50% output level)

Rise and Fall times (Tr/Tf)

(at 3.3Vdc supply, 15pF //10kohms)

(Between 10% and 90% of output level)

Output load (CL)

Start-up time (Tstup)

Output voltage (Voh/Vol)

Enable/Disable Tristate function (add D)

Jitter RMS 1s

(at 25°C, 3.3Vdc supply)

Aging

(at 70°C)

Freq. vs. supply voltage tolerance (±10%)

ORDERING INFORMATION

QT88 L D 10 B M - 85.000MHz

Left option M blank for Non-Screening.

Logic

Tristate Option

Freq. stability vs. Temperature (**)

= ±100ppm at 0°C to +70°C

LVCMOS

(Left blank if

= ± 50ppm at 0°C to +70°C

standard)

= ± 25ppm at -20°C to +70°C

= ± 50ppm at -55°C to +105°C

= ± 50ppm at -55°C to +125°C

= ±100ppm at -55°C to +125°C (*)

= ± 50ppm at -40°C to +85°C

= ±100ppm at -40°C to +85°C

= ± 20ppm at -20°C to +70°C

= ±25ppm at -40°C to +85°C

(*) Q-Tech standard

Symmetry

B (45/55%)

(Left blank if

standard)

Screening option

(Designate M for Product

Level B

MIL-PRF-55310

environmental

screening).

(Left blank if standard)

Page 1 of 2

Q-Tech Corporation

10150 West Jefferson Blvd. Culver City, CA 90232

Tel (310) 836 - 7900 Fax (310) 836 – 2157

Doc#088-002 Rev. A February 2006

www.q-tech.com

Recommended Resources

Help: About the operation of TLV320AIC23: Dear experts, I encountered a problem when performing the Transmit operation on TLV320AIC23 in DM642. The code is as follows. The synchronous clock signals AFSX, ACLKX, and AHCLKX are provided by AIC2...; 为科学执着 Analogue and Mixed Signal

The picture drawn by AD9 is printed out using dopdf, but when it is enlarged to 100%, it is smaller than the actual size.: Hope God will help...; 拨云见日 PCB Design

08.17【Weekly Discussion】AVS, what is this cloud?: Last time I attended the Fujitsu MB86H61 + iPanel recommendation meeting, Fujitsu and Zhuozhuang showed great confidence in their overall hardware and software solutions, which have the following adva...; 伏尔加 Integrated technical exchanges

Training notes on DC-DC principles 1, 2: [local]1[/local][local]2[/local]...; czf0408 Power technology

RSL10-SENSE-DB-GEVB small board DMIC recording data has periodic large glitches: The DMIC recording data of the RSL10-SENSE-DB-GEVB board has periodic large glitches: Specifically, DMIC is started and the collected data is saved in the DMIC interrupt. After the data is exported, i...; xujinxi onsemi and Avnet IoT Innovation Design Competition

Request information on this: The serial communication routine of ZStack-CC2530-2.5.1a protocol stack cannot communicate with the PC. (CC2530 chip is used)...; 初学者2013 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components