EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V3577YS75BQG8

Description
Standard SRAM, 128KX36, 7.5ns, CMOS, PBGA165
Categorystorage    storage   
File Size237KB,22 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

IDT71V3577YS75BQG8 Overview

Standard SRAM, 128KX36, 7.5ns, CMOS, PBGA165

IDT71V3577YS75BQG8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Reach Compliance Codeunknown
Maximum access time7.5 ns
Maximum clock frequency (fCLK)117 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B165
JESD-609 codee1
memory density4718592 bit
Memory IC TypeSTANDARD SRAM
memory width36
Humidity sensitivity level3
Number of terminals165
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Maximum standby current0.03 A
Minimum standby current3.14 V
Maximum slew rate0.255 mA
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
128K X 36, 256K X 18
3.3V Synchronous SRAMs
3.3V I/O, Flow-Through Outputs
Burst Counter, Single Cycle Deselect
Features
IDT71V3577YS
IDT71V3579YS
IDT71V3577YSA
IDT71V3579YSA
Description
The IDT71V3577/79 are high-speed SRAMs organized as
128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data,
address and control registers. There are no registers in the data output
path (flow-through architecture). Internal logic allows the SRAM to gen-
erate a self-timed write based upon a decision which can be left until the
end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V3577/79 can provide four cycles of data
for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from the
array after a clock-to-data access time delay from the rising clock edge of
the same cycle. If burst mode operation is selected (ADV=LOW), the
subsequent three cycles of output data will be available to the user on the
next three rising clock edges. The order of these three addresses are
defined by the internal burst counter and the
LBO
input pin.
The IDT71V3577/79 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and a 165 fine pitch ball grid array (fBGA).
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Asynchronous
Synchronous
N/A
N/A
128K x 36, 256K x 18 memory configurations
Supports fast access times:
Commercial:
– 6.5ns up to 133MHz clock frequency
– 7.5ns up to 117MHz clock frequency
Commercial and Industrial:
– 8.0ns up to 100MHz clock frequency
– 8.5ns up to 87MHz clock frequency
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte write
enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O
Optional - Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
Packaged in a JEDEC Standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array
Pin Description Summary
A
0
-A
17
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V3579.
1
©2006 Integrated Device Technology, Inc.
APRIL 2006
DSC-6450/0A
6450tbl 01
Power adapter
...
led2015 Power technology
Current usage frequency of RFID
In order to avoid confusion and trouble caused by different radio frequency usage standards in different countries, most countries in the world abide by the standards of the International Telecommunic...
tmily RF/Wirelessly
Essential knowledge for purchasing pinhole cameras
Keyword: [b] Pinhole camera [/b] When you buy [url=http://www.yucoo.com/teshu/][color=#810081] pinhole camera [/color][/url], you will see some related parameters that you don't understand! Below I wi...
gzycxfj Industrial Control Electronics
About the programming ideas of wireless communication between STM8l and APC240B. . .
I beg God for help!!! ......
jinkaili1234 RF/Wirelessly
Has anyone done application development for the MAX3420E chip?
I would like to ask if anyone has done application development for the MAX3420E chip. I have been working on this chip for more than a month, but I can't even enumerate it successfully. I am so depres...
wcy0556 Embedded System
What are the following problems encountered during CE6.0 installation?
Which year's patch package should I start installing? After reading the post below, I still feel confused about this. I searched on GOOGLE, but the 2007 patches were nowhere to be found or opened; the...
fox5520 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1140  1623  1863  838  505  23  33  38  17  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号